

November 1988 Revised September 2000

74ACT841 10-Bit Transparent Latch with 3-STATE Outputs

General Description

The ACT841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The ACT841 is a 10-bit transparent latch, a 10-bit version of the ACT373.

Features


- ACT841 has TTL-compatible inputs
- Outputs source/sink 24 mA
- Non-inverting 3-STATE outputs

Ordering Code:


	Order Number	Package Number	Package Description		
	74ACT841SC	TR841SC M24B 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 W			
	74ACT841MTC	MTC24	24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide		
74ACT841SPC N24C 24-Lead Pla		N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide		

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. (SPC not available in Tape and Reel.)

Logic Symbols



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ -D ₉	Data Inputs
O ₀ -O ₉	3-STATE Outputs
ŌĒ	Output Enable
LE	Latch Enable

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The ACT841 consists of ten D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transi-


On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Function Table

	Inputs		Internal	Output	Function	
OE	LE	D	Q	0	Function	
Х	Х	Х	Х	Z	High Z	
Н	Н	L	L	Z	High Z	
Н	Н	Н	Н	Z	High Z	
Н	L	Х	NC	Z	Latched	
L	Н	L	L	L	Transparent	
L	Н	Н	Н	Н	Transparent	
L	L	Х	NC	NC	Latched	

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance
 NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V $_{CC}$) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{c} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V}_{\text{I}}) & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_O) -0.5V to V_{CC} + 0.5V

DC Output Source

or Sink Current (I_O) ±50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) $\pm 50 \text{ mA}$

Storage Temperature (T $_{STG}$) $-65^{\circ}C$ to $+150^{\circ}C$

Junction Temperature (T_J)

PDIP 140°C

Conditions
Supply Voltage (V_{CC})

 V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Cymbol	i arameter	(V)	Тур	Gu	Guaranteed Limits			
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA	
	Output Voltage	5.5	5.49	5.4	5.4	V	1 _{OUT} = -30 μA	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	V	1007 – 30 μΑ	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$, GND	
	Leakage Current	5.5		±0.1 ±1.0	±1.0		VI - VCC, GIND	
I _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0	μА	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5			±5.0		$V_O = V_{CC}$, GND	
I _{CCT}	Maximum	5.5	0.6		1.5	μА	$V_1 = V_{CC} - 2.1V$	
	I _{CC} /Input	3.3	0.0		1.5	μΑ	v1 = vCC - 2.1v	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
I _{CC}	Maximum Quiescent	5.5		8.0	80.0	μА	$V_{IN} = V_{CC}$	
	Supply Current	5.5					or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics

	Parameter	V _{CC}	$T_A = +25$ °C $C_L = 50 \text{ pF}$			$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF		Units
Symbol		(V)						
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	5.0	2.0	5.5	9.5	2.0	10.0	ns
	D _n to O _n	3.0		5.5			10.0	
t _{PHL}	Propagation Delay	5.0	2.0	5.5	9.5	2.0	10.0	ns
	D _n to O _n	3.0						115
t _{PLH}	Propagation Delay	5.0	2.0	5.5	9.0	2.0	10.0	ns
	LE to O _n	3.0						
t _{PHL}	Propagation Delay	5.0	2.0	5.5	9.0	2.0	10.0	ns
	LE to O _n	3.0						
t _{PZH}	Output Enable Time	5.0	2.0	5.5	9.5	2.0	10.5	ns
	OE to O _n	0.0						
t _{PZL}	Output Enable Time	5.0	2.0	5.5	.5 9.5	2.0	10.5	ns
	OE to O _n	3.0	2.0	5.5			10.5	
t _{PHZ}	Output Disable Time	5.0	2.0	6.0	5.0 10.5	2.0 11.0	11.0	ns
	OE to O _n	3.0	2.0	0.0	10.5	2.0	11.0	113
t _{PLZ}	Output Disable Time	5.0	2.0	6.0	10.5	2.0	11.0	ns
	OE to O _n	3.0	2.0	0.0	10.5	2.0	11.0	115

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V


AC Operating Requirements


Symbol	Parameter	V _{CC} (V)	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$	Units
		(Note 5)	Тур	Guar	anteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to LE	5.0	-0.5	0.5	1.0	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	0.5	2.0	2.0	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	3.5	3.5	ns


Note 5: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions	
C _{IN} Input Capacitance		4.5	pF	V _{CC} = OPEN	
C _{PD}	Power Dissipation Capacitance	44	pF	$V_{CC} = 5.0V$	







24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com