

July 1988

Revised September 2000

74ACT843 9-Bit Transparent Latch

General Description

The ACT843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths.

Features


- TTL compatible inputs
- 3-STATE outputs for bus interfacing

Ordering Code:

Order Number	Package Number	Package Description
74ACT843SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACT843SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code. (SPC not available in Tape and Reel.)

Logic Symbols



IEEE/IEC

Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₈	Data Inputs
D ₀ -D ₈ O ₀ -O ₈ OE	Data Outputs
ŌĒ	Output Enable
LE	Latch Enable
CLR	Clear
PRE	Preset

FACT™ is a trademark of Fairchild Semiconductor Corporation

WWW.DZSC.COM

Functional Description

The ACT843 consists of nine D-type latches with 3-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state. In addition to

the LE and $\overline{\text{OE}}$ pins, the ACT843 has a Clear ($\overline{\text{CLR}}$) pin and a Preset (PRE) pin. These pins are ideal for parity bus interfacing in high performance systems. When $\overline{\text{CLR}}$ is LOW, the outputs are LOW if $\overline{\text{OE}}$ is LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the latch. When $\overline{\text{PRE}}$ is LOW, the outputs are HIGH if $\overline{\text{OE}}$ is LOW. Preset overrides


Function Tables

Inputs			Internal	Outputs	F		
CLR	PRE	OE	LE	D	Q O		Function
Н	Н	Н	Н	L	L	Z	High Z
Н	Н	Н	Н	Н	н	Z	High Z
Н	Н	Н	L	Χ	NC	Z	Latched
Н	Н	L	Н	L	L L Trans		Transparent
Н	Н	L	Н	Н	H H Trai		Transparent
Н	Н	L	L	Χ	NC NC La		Latched
Н	L	L	Χ	X	H H Pr		Preset
L	Н	L	Χ	X	L L C		Clear
L	L	L	Χ	X	н н		Preset
L	Н	Н	L	X	L	z	Clear/High Z
Н	L	Н	L	Χ	H Z Prese		Preset/High Z

- H = HIGH Voltage Level L = LOW Voltage Level

- X = Immaterial Z = High Impedance
- NC = No Change

Logic Diagram



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{ccc} \text{V}_{\text{I}} = -0.5 \text{V} & -20 \text{ mA} \\ \text{V}_{\text{I}} = \text{V}_{\text{CC}} + 0.5 \text{V} & +20 \text{ mA} \\ \text{DC Input Voltage (V_{\text{I}})} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5V$ -20 mA $V_{O} = V_{CC} + 0.5V$ +20 mA

DC Output Voltage (V_{O}) -0.5V to V_{CC} +0.5V

DC Output Source

or Sink Current (I_O) ± 50 mA

DC V_{CC} or Ground Current

per Output Pin (I_{CC} or I_{GND}) $\pm 50 \text{ mA}$

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Junction Temperature (T_J)

PDIP 140°C

 $\begin{array}{lll} \text{Supply Voltage (V}_{\text{CC}}) & 4.5 \text{V to } 5.5 \text{V} \\ \text{Input Voltage (V}_{\text{I}}) & 0 \text{V to } \text{V}_{\text{CC}} \\ \text{Output Voltage (V}_{\text{O}}) & 0 \text{V to } \text{V}_{\text{CC}} \end{array}$

Operating Temperature (T_A) $-40^{\circ}C$ to $+85^{\circ}C$ Minimum Input Edge Rate ($\Delta V/\Delta t$) 125 mV/ns

V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A =	+25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol		(V)	Тур	Guaranteed Limits		Uillis	Conditions	
V _{IH}	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	V	or V _{CC} – 0.1V	
V _{IL}	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V	
	Input Voltage	5.5	1.5	0.8	0.8	V	or V _{CC} – 0.1V	
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I 50 A	
	Output Voltage	5.5	5.49	5.4	5.4	V V	$I_{OUT} = -50 \mu\text{A}$	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$	
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA (Note 2)}$	
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	Ι _{ΟΙΙΤ} = 50 μΑ	
	Output Voltage	5.5	0.001	0.1	0.1	v	1 _{OUT} = 50 μA	
							$V_{IN} = V_{IL}$ or V_{IH}	
		4.5		0.36	0.44	V	$I_O = 24 \text{ mA}$	
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)	
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μА	$V_I = V_{CC}$, GND	
	Leakage Current	5.5		±0.1	±1.0		VI = VCC, GIND	
I _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0		$V_I = V_{IL}, V_{IH}$	
	Leakage Current	5.5		±0.5	±5.0	μΑ	$V_O = V_{CC}$, GND	
I _{CCT}	Maximum	5.5	0.6		1.5	mA	$V_1 = V_{CC} - 2.1V$	
	I _{CC} /Input	5.5	0.0		1.5	IIIA	VI = VCC = 2.1V	
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min	
Icc	Maximum Quiescent	5.5		0.0	00.0		$V_{IN} = V_{CC}$	
	Supply Current	5.5		8.0	80.0	μΑ	or GND	

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

AC Electrical Characteristics

		V _{CC}	$T_A = +25$ °C $C_L = 50 \text{ pF}$			T _A = -40°	Units	
Symbol	Parameter	(V)				$C_L = 50 \ pF$		
		(Note 4)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay D _n to O _n	5.0	2.5	5.5	9.5	2.0	10.0	ns
t _{PHL}	Propagation Delay D _n to O _n	5.0	2.5	5.5	9.5	2.0	10.0	ns
t _{PLH}	Propagation Delay LE to O _n	5.0	2.5	5.5	9.0	2.0	10.0	ns
t _{PHL}	Propagation Delay LE to O _n	5.0	2.5	5.5	9.0	2.0	10.0	ns
t _{PLH}	Propagation Delay PRE to O _n	5.0	2.5	6.5	14.0	2.0	16.0	ns
t _{PHL}	Propagation Delay CLR to O _n	5.0	2.5	7.5	15.5	2.0	17.5	ns
t _{PZH}	Output Enable Time OE to On	5.0	2.5	5.5	9.5	2.0	10.5	ns
t _{PZL}	Output Enable Time OE to On	5.0	2.5	5.5	9.5	2.0	10.5	ns
t _{PHZ}	Output Disable Time OE to On	5.0	2.5	6.0	10.5	2.0	11.0	ns
t _{PLZ}	Output Disable Time OE to On	5.0	2.5	6.0	10.5	2.0	11.0	ns
t _{PHL}	Propagation Delay PRE to On	5.0	2.5	6.0	10.5	2.0	11.0	ns
t _{PLH}	Propagation Delay CLR to O _n	5.0	2.5	5.5	9.5	2.0	10.5	ns

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V


AC Operating Requirements

Symbol	mbol Parameter		V_{CC} $T_A = +25^{\circ}C$ (V) $C_L = 50 \text{ pF}$		$T_A = -40$ °C to $+85$ °C $C_L = 50$ pF	Units
		(Note 5)	Typ Guaranteed		aranteed Minimum	
t _S	Setup Time, HIGH or LOW D _n to LE	5.0	-0.5	0.5	1.0	ns
t _H	Hold Time, HIGH or LOW D _n to LE	5.0	0.5	2.0	2.0	ns
t _W	LE Pulse Width, HIGH	5.0	2.0	3.5	3.5	ns
t _W	PRE Pulse Width, LOW	5.0	5.0	8.5	10.0	ns
t _W	CLR Pulse Width, LOW	5.0	5.5	9.5	11.0	ns
t _{rec}	PRE Recovery Time	5.0	0.5	2.0	2.0	ns
t _{rec}	CLR Recovery Time	5.0	-0.5	1.0	1.0	ns


Note 5: Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	44	pF	V _{CC} = 5.0V



24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide Package Number M24B



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com