

# 

January 1990 Revised November 1999

SEMICONDUCTOR

# 74ACQ574 • 74ACTQ574 Quiet Series<sup>™</sup> Octal D-Type Flip-Flop with 3-STATE Outputs



### **General Description**

The ACQ/ACTQ574 is a high-speed, low-power octal Dtype flip-flop with a buffered Common Clock (CP) and a buffered common Output Enable ( $\overline{OE}$ ). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH clock (CP) transition.

ACQ/ACTQ574 utilizes FACT Quiet Series™ technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

The ACQ/ACTQ574 is functionally identical to the ACTQ374 but with different pin-out.

### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of the package allowing easy interface with microprocessors
- Functionally identical to the ACQ/ACTQ374
- 3-STATE outputs drive bus lines or buffer memory address registers

'4ACQ574 • 74ACTQ574 Quiet Series™ Octal D-Type Flip-Flop with 3-STATE Outputs


- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT574

	-		
	Order Number	Package Number	Package Description
7	4ACQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
7	4ACQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
7	4ACQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
7	4ACTQ574SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
7	4ACTQ574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
7	4ACTQ574PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix "X" to the ordering code.

# **Connection Diagram**

**Ordering Code:** 




# **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> -D <sub>7</sub>	Data Inputs
СР	Clock Pulse Input
OE	3-STATE Output Enable Input
O <sub>0</sub> -O <sub>7</sub>	3-STATE Outputs

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.





# Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Diode Current (I <sub>IK</sub> )	
$V_{I} = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V <sub>I</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V <sub>O</sub> )	-0.5V to V <sub>CC</sub> + 0.5V
DC Output Source	
or Sink Current (I <sub>O</sub> )	±50 mA
DC V <sub>CC</sub> or Ground Current	
per Output Pin (I <sub>CC</sub> or I <sub>GND</sub> )	±50 mA
Storage Temperature (T <sub>STG</sub> )	-65°C to +150°C
DC Latch-Up Source or	
Sink Current	±300 mA
Junction Temperature (T <sub>J</sub> )	
PDIP	140°C

# Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	
ACQ	2.0V to 6.0V
ACTQ	4.5V to 5.5V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACQ Devices	
$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$	
V <sub>CC</sub> @ 3.0V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate $\Delta V/\Delta t$	
ACTQ Devices	
V <sub>IN</sub> from 0.8V to 2.0V	
V <sub>CC</sub> @ 4.5V, 5.5V	125 mV/ns
Note 1: Absolute maximum ratings are those value	s beyond which damage

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT<sup>™</sup> circuits outside databook specifications.

# DC Electrical Characteristics for ACQ

Symbol	Parameter	V <sub>cc</sub>	$V_{CC}$ $T_A = +25^{\circ}C$		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol		(V)	Тур		aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V <sub>IL</sub>	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V <sub>OH</sub>	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	I <sub>OUT</sub> = -50 μA
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.86	4.76		I <sub>OH</sub> = -24 mA (Note
V <sub>OL</sub>	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 2
I <sub>IN</sub> (Note 4)	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
I <sub>OLD</sub>	Minimum Dynamic	5.5			75	mA	V <sub>OLD</sub> = 1.65V Max
I <sub>OHD</sub>	Output Current (Note 3)	5.5			-75	mA	$V_{OHD} = 3.85V$ Min
I <sub>CC</sub> (Note 4)	Maximum Quiescent Supply Current	5.5		4.0	40.0	μA	V <sub>IN</sub> = V <sub>CC</sub> or GND
l <sub>oz</sub>	Maximum 3-STATE						$V_{I}$ (OE) = $V_{IL}$ , $V_{IH}$
	Leakage Current	5.5		±0.25	±2.5	μA	$V_I = V_{CC}, GND$
	-						$V_0 = V_{CC}$ , GND

# DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V <sub>cc</sub>	$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions
		(V)	Тур	Gu	aranteed Limits	Units	Conditions
√ <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2
	Maximum Dynamic V <sub>OL</sub>	5.0	1.1	1.5		v	(Note 5)(Note 6)
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2
	Minimum Dynamic V <sub>OL</sub>	5.0				v	(Note 5)(Note 6)
∕ <sub>IHD</sub>	Minimum HIGH Level	5.0	3.1	3.5		V	(Note 5)(Note 7)
	Dynamic Input Voltage	5.0				v	
/ <sub>ILD</sub>	Maximum LOW Level	5.0	1.9	1.5		V	(Nata E)(Nata Z)
	Dynamic Input Voltage	5.0				v	(Note 5)(Note 7)

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I<sub>IN</sub> and I<sub>CC</sub> @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V<sub>CC</sub>.

Note 5: DIP package.

Note 6: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 7: Maximum number of data inputs (n) switching. (n–1) inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# **DC Electrical Characteristics for ACTQ**

Symbol	Parameter	v <sub>cc</sub>	T <sub>A</sub> = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Symbol	i alameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions	
V <sub>IH</sub>	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	V <sub>OUT</sub> = 0.1V	
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$	
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$	
12	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$	
V <sub>OH</sub>	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L 50.0A	
	Output Voltage	5.5	5.49	5.4	5.4	v	$I_{OUT} = -50 \ \mu A$	
							$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		3.85	3.76	V	I <sub>OH</sub> =-24 mA	
		5.5		4.86	4.76		I <sub>OH</sub> =-24 mA (Note 8	
V <sub>OL</sub>	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I <sub>OUT</sub> = 50 μA	
	Output Voltage	5.5	0.001	0.1	0.1	v	i <sub>OUT</sub> = 50 μA	
	Ī						$V_{IN} = V_{IL} \text{ or } V_{IH}$	
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$	
		5.5		0.36	0.44		I <sub>OL</sub> = 24 mA (Note 8)	
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$	
I <sub>OZ</sub>	Maximum 3-STATE	5.5		±0.25	±2.5	μA	$V_I = V_{IL}, V_{IH}$	
	Leakage Current	0.0		10.20		μι	$V_{O} = V_{CC}, GND$	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$	
OLD	Minimum Dynamic	5.5			75	mA	$V_{OLD} = 1.65 V Max$	
I <sub>OHD</sub>	Output Current (Note 9)	5.5			-75	mA	V <sub>OHD</sub> = 3.85V Min	
I <sub>CC</sub>	Maximum Quiescent	5.5		4.0	40.0	μA	$V_{IN} = V_{CC}$	
	Supply Current	0.0		4.0	40.0	μι	or GND	
V <sub>OLP</sub>	Quiet Output	5.0	1.1	1.5		V	Figure 1, Figure 2	
	Maximum Dynamic V <sub>OL</sub>	0.0				•	(Note 10)(Note 11)	
V <sub>OLV</sub>	Quiet Output	5.0	-0.6	-1.2		V	Figure 1, Figure 2	
	Minimum Dynamic V <sub>OL</sub>	0.0	0.0			•	(Note 10)(Note 11)	
V <sub>IHD</sub>	Minimum HIGH Level	5.0	1.9	2.2		V	(Note 10)(Note 12)	
	Dynamic Input Voltage	5.0	1.5	2.2		v	(11010 10)(11010 12)	
V <sub>ILD</sub>	Maximum LOW Level	5.0	1.2	0.8		V	(Note 10)(Note 12)	
	Dynamic Input Voltage	5.0	1.2	0.0		v		

Note 10: DIP package.

Note 11: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

### DC Electrical Characteristics for ACTQ (Continued)

Note 12: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1 MHz.

# AC Electrical Characteristics for ACQ

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF			T <sub>A</sub> = -40° C <sub>1</sub> =	Units		
-,	i didineter	(Note 13)	Min			Min	Max		
f <sub>MAX</sub>	Maximum Clock	3.3	75			70			
	Frequency	5.0	90			85		MHz	
t <sub>PLH</sub>	Propagation Delay	3.3	3.0	9.5	13.0	3.0	13.5	ns	
t <sub>PHL</sub>	CP to On	5.0	2.0	6.5	8.5	2.0	9.0		
t <sub>PZH</sub>	Output Enable Time	3.3	3.0	9.5	13.0	3.0	13.5		
t <sub>PZL</sub>		5.0	2.0	6.5	8.5	2.0	9.0	ns	
t <sub>PHZ</sub>	Output Disable Time	3.3	1.0	9.5	14.5	1.0	15.0		
t <sub>PLZ</sub>		5.0	1.0	8.0	9.5	1.0	10.0	ns	
toshl	Output to Output Skew (Note 14)	3.3		1.0	1.5		1.5		
t <sub>OSLH</sub>	CP to On	5.0		0.5	1.0		1.0	ns	

Note 13: Voltage Range 5.0 is 5.0V  $\pm$  0.5V

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# AC Operating Requirements for ACQ

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = +25°C C <sub>L</sub> = 50 pF		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$	Units	
		(Note 15)	Тур	Guar	anteed Minimum		
ts	Setup Time, HIGH or LOW	3.3	0	3.0	3.0		
	D <sub>n</sub> to CP	5.0	0	3.0	3.0	ns	
t <sub>H</sub>	Hold Time, HIGH or LOW	3.3	0	1.5	1.5		
	D <sub>n</sub> to CP	5.0	0	1.5	1.5	ns	
t <sub>W</sub>	CP Pulse Width,	3.3	2.0	4.0	4.0		
	HIGH or LOW	5.0	2.0	4.0	4.0	ns	

Note 15: Voltage Range 5.0 is  $5.0V \pm 0.5V$ 

Voltage Range 3.3 is 3.3V  $\pm$  0.3V

# **AC Electrical Characteristics for ACTQ**

		V <sub>CC</sub>		$T_A = +25^{\circ}C$		T <sub>A</sub> = -40°	C to +85°C	
Symbol	Parameter	(V)	C <sub>L</sub> = 50 pF			$C_L = 50 \ pF$		Units
		(Note 16)	Min	Тур	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	85			80		MHz
t <sub>PLH</sub>	Propagation Delay	5.0	2.0	7.0	9.0	2.0	9.5	
t <sub>PHL</sub>	CP to On	5.0	2.0	7.0	5.0	2.0	9.0	ns
t <sub>PZH</sub>	Output Enable	5.0	2.0	7.0	9.0	2.0	9.5	ns
t <sub>PZL</sub>	Time	5.0	2.0	7.0	9.0	2.0	9.5	115
t <sub>PHZ</sub>	Output Disable	5.0	1.0	8.0	10.0	1.0	10.5	ns
t <sub>PLZ</sub>	Time	5.0	1.0	0.0	10.0	1.0	10.5	115
t <sub>OSHL</sub>	Output to Output Skew (Note 17)	5.0		0.5	1.0		1.0	
t <sub>OSLH</sub>	CP to On	5.0		0.5	1.0		1.0	ns

Note 16: Voltage Range 5.0 is 5.0V  $\pm$  0.5V.

Note 17: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

		V <sub>CC</sub>	~	+25°C	$T_{A} = -40^{\circ}C \text{ to } +85$
Symbol	Parameter	(V)	<b>C</b> <sub>L</sub> =	50 pF	C <sub>L</sub> = 50 pF
		(Note 18)	Тур	Guara	anteed Minimum
t <sub>S</sub>	Setup Time, HIGH or LOW	5.0	0	3.0	3.0
	D <sub>n</sub> to CP	5.0	0	5.0	5.0
t <sub>H</sub>	Hold Time, HIGH or LOW	5.0	0	1.5	1.5
	D <sub>n</sub> to CP	5.0	0	1.5	
t <sub>W</sub>	CP Pulse Width,	5.0	2.0	4.0	4.0
	HIGH or LOW	5.0	2.0	4.0	4.0

# Capacitance

Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	4.5	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation Capacitance	40.0	pF	$V_{CC} = 5.0V$

Units

ns ns

ns

### www.fairchildsemi.com

# **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### Equipment:


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF,  $500\Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.





Note 19:  $V_{OHV}$  and  $V_{OLP}$  are measured with respect to ground reference. Note 20: Input pulses have the following characteristics: f = 1 MHz, t<sub>r</sub> = 3 ns, t<sub>f</sub> = 3 ns, skew < 150 ps.


FIGURE 1. Quiet Output Noise Voltage Waveforms


 $\rm V_{OLP}/\rm V_{OLV}$  and  $\rm V_{OHP}/\rm V_{OHV}$ :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 $\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case for active and enable transition. Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
- $V_{ILD}$  and  $V_{IHD}$ :
- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>ILD</sub>.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.









www.fairchildsemi.com