



November 2001 Revised November 2001

74ALVC162839 Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26Ω Series Resistors in the Outputs

General Description

The ALVC162839 contains twenty non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 20-bit word wide mode. All outputs can be placed into 3-STATE through use of the $\overline{\text{OE}}$ pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules.

The 74ALVC162839 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O compatibility up to 3.6V. The 74ALVC162839 is also designed with 26 Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162839 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC100 and PC133 DIMM module specifications
- 1.65V-3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- **26**Ω series resistors in the outputs
- t_{PD} (CLK to O_n)
 - 4.6 ns max for 3.0V to 3.6V V_{CC} 6.3 ns max for 2.3V to 2.7V V_{CC} 9.8 ns max for 1.65V to 1.95V V_{CC}
- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V

Machine model > 200V Note 1: To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

 Order Number
 Package Number
 Package Description


 74ALVC162839T
 MTD56
 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

 Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
 Content of the ordering code.

Logic Symbol

Pin Descriptions





pdf.dzsc.com

Connection Diagram						
Connection D	1 56 2 55 3 54 4 53 5 52 6 51 7 50 8 49 9 48 10 47 11 46 12 45 13 44 14 43 15 42 16 41 17 40 18 39 19 38 20 37 21 36 22 35 23 34	CLK 				
	25 32 26 31 27 30 28 29					

Truth Table

Inputs				Outputs
CLK	REGE	I _n	OE	0 _n
\uparrow	Н	Н	L	н
\uparrow	Н	L	L	L
Х	L	н	L	н
х	L	L	L	L
Х	Х	х	Н	Z

H = Logic HIGH


L = Logic LOWX = Don't Care, but not floating

Z = High Impedance $\uparrow = LOW-to-HIGH Clock Transition$

Functional Description

The 74ALVC162839 consists of twenty selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 20-bit register. Data is transferred from ${\rm I}_{\rm n}$ to ${\rm O}_{\rm n}$ on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the ${\rm I}_{\rm n}$ to the ${\rm O}_{\rm n}$ outputs. All outputs can be 3-stated by holding the \overline{OE} pin at a logic HIGH.

Logic Diagram



Absolute Maximum Ratings(Note 2)

	-
Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 3)	-0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating Conditions (Note 4)

Power Supply				
Operating	1.65V to 3.6V			
Input Voltage	0V to V_{CC}			
Output Voltage (V _O)	0V to V_{CC}			
Free Air Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$			
Minimum Input Edge Rate ($\Delta t/\Delta V$)				
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V			
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be				

74ALVC162839

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{cc}	Min	Max	Units
			(V)			
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	$0.65 \times V_{CC}$		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
/ _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
∕он	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		I _{OH} = -6 mA	2.3	1.7		V
			3.0	2.4		
		I _{OH} = -8 mA	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V _{OL} LOW Level Outpu	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	
		I _{OL} = 4 mA	2.3		0.4	
		$I_{OL} = 6 \text{ mA}$	2.3		0.55	V
			3.0		0.55	
		I _{OL} = 8 mA	2.7		0.6	
	I _{OL} = 12 mA	3.0		0.8		
	Input Leakage Current	$0 \le V_1 \le 3.6V$	1.65 - 3.6		±5.0	μA
oz	3-STATE Output Leakage	$0 \le V_O \le 3.6V$, $V_I = V_{IH}$ or V_{IL}	1.65 - 3.6		±10	μA
OFF	Power Off Leakage Current	$0V \le (V_I, V_O) \le 3.6V$	0		10	mA
сс	Quiescent Supply Current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6		40	μA
VICC	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μA

www.fairchildsemi.com


ŋ
ŝ
ω
2
ဖ
Υ_
C
5
\Box
◄
4
N

AC Electrical Characteristics

Symbol			$T_A = -40^{\circ}C$ to $+85^{\circ}C$, $R_L = 500\Omega$							
	Parameter		C _L = 50 pF			C _L = 30 pF			Units	
		V _{CC} = 3.3	$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC}=2.5\pm0.2V$		$V_{CC}=1.8V\pm0.15V$	
		Min	Max	Min	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	250		200		200		100		MHz
t _{PHL} , t _{PLH}	L, t _{PLH} Propagation Delay	10	4.0	4.0 1.5	5.4	¥ 1.0	4.9	1.5	9.8	ns
	Bus-to-Bus (REGE = 0)	1.3	4.0							
t _{PHL} , t _{PLH}	Propagation Delay	1.3	4.6	1.5	6.3	1.0	5.8	1.5	9.8	ns
	Clock to Bus (REGE = 1)	1.3								
t _{PHL} , t _{PLH}	Propagation Delay	1.3	5.4	1.5	6.9	9 1.0	6.4	1.5	9.8	ns
	REGE to Bus	1.3								
t _{PZL} , t _{PZH}	Output Enable Time	1.3	4.8	1.5	6.6	1.0	6.1	1.5	9.8	ns
t _{PLZ} , t _{PHZ}	Output Disable Time	1.3	4.8	1.5	5.4	1.0	4.9	1.5	8.8	ns
t _S	Setup Time	1.0		1.0		1.0		2.5		ns
t _H	Hold Time	0.7		0.7		0.7		1.0		ns
t _W	Pulse Width	1.5		1.5		1.5		4.0		ns

Capacitance

Symbol	Parameter		Conditions	$T_A = +25^{\circ}C$		Units
Symbol Falameter		conditions	V _{CC}	Typical	Units	
CIN	Input Capacitance		$V_1 = 0V \text{ or } V_{CC}$	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
CPD	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 0 \text{ pF}$	3.3	20	pF
				2.5	20	рг



74ALVC162839

