# 1Gbps，High－Speed Limiting Amplifier with Chatter－Free Loss－of－Signal Detection 


#### Abstract

General Description The MAX3262 limiting amplifier with its high gain and wide bandwidth is ideal for use as a post amplifier in fiber－optic receivers with data rates up to 1Gbps．The amplifier＇s gain can be adjusted between 33dB and 48dB．At maximum gain，signals as small as $6 \mathrm{mVp}-\mathrm{p}$ can be amplified to drive devices with PECL inputs． The MAX3262 has complementary loss－of－signal out－ puts for interfacing with open－fiber－control（OFC）cir－ cuitry．These outputs can be programmed to assert with input levels between $9 \mathrm{mVp}-\mathrm{p}$ and $48 \mathrm{mVp}-\mathrm{p}$ ．LOS hysteresis for any programmed level is nominally 3.0 dB ，preserving a balance between noise immunity and dynamic range．


Applications
1062Mbps Fibre Channel
622Mbps SONET
－900MHz Bandwidth
－48dB Maximum Gain
－Chatter－Free LOS
Programmable LOS Threshold
Single＋5V Power Supply
Fully Differential Architecture

| PART | TEMP．RANGE | PIN－PACKAGE |
| :--- | :--- | :--- |
| MAX3262CAG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{A}}\right)$ | 24 SSOP |
| MAX3262C／D | $0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{J}}\right)$ | Dice $^{*}$ |

＊Dice are designed to operate over this range but are tested and guaranteed only at $T_{A}=+25^{\circ} \mathrm{C}$ ．

Pin Configuration appears at end of data sheet．
Typical Operating Circuit


# 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection 

## ABSOLUTE MAXIMUM RATINGS



Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) SSOP (derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ................... $500 \mathrm{~mW}{ }^{\circ} \mathrm{C}$ Junction Operating Temperature ...................... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $55^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$ Processing Temperature (Die) $+400^{\circ} \mathrm{C}$
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
$\left(\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V}\right.$, RLOAD $=50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ (equivalent), $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Power-Supply Current | IVCC | No output load |  | 60 | mA |  |
| Enable Input Current | IENB |  |  | 150 | $\mu \mathrm{~A}$ |  |
| VLOS Input Current | ILOS |  | 3.5 | 3.7 | 3.8 | V |
| Common-Mode Output Voltage |  | VCC $=5.0 \mathrm{~V}$ |  | 0.5 | V |  |
| LOS+, LOS- Output Low <br> Voltage |  | IOUT $=-1.0 \mathrm{~mA}$ |  | 0.5 |  | mA |
| DIV2 Short-Circuit Current |  | DIV2 $=0 \mathrm{~V}$ |  | $\pm 35$ | mV |  |
| Differential Output Offset, <br> DOUT+ to DOUT- |  |  | 2.5 | 3.0 | V |  |
| Input Bias Voltage | VDIN |  |  |  |  |  |

## AC ELECTRICAL CHARACTERISTICS

( $\mathrm{VCC}=+5 \mathrm{~V}$, RLOAD $=50 \Omega$ to 3 V , AC parameters are not tested, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Supply Rejection Ratio | PSRR | Input referred, 55MHz |  |  | 35 |  | dB |
| LOS Release Time, Minimum Input | toFFL | (Note 1) |  | 0.020 |  | 0.5 | $\mu \mathrm{s}$ |
| LOS Release Time, Maximum Input | tofft | (Note 2) |  |  |  | 0.5 | $\mu \mathrm{s}$ |
| LOS Assert Time | tonL | (Note 1) |  |  | 0.2 | 0.5 | $\mu \mathrm{s}$ |
| Input Voltage Range | VID | Peak-to-peak |  | 0.006 |  | 1.8 | V |
| LOS Sensitivity Range | VSR | Differential inputs, peak-to-peak | MAX3262C/D | 9 |  | 48 | mV |
|  |  |  | MAX3262CAG | 10 |  | 48 |  |
| LOS Hysteresis | HYS | VLOS $=5 \mathrm{~V}$, Pattern $2^{7}-1$ PRBS |  | 1.5 | 3.0 | 5.0 | dB |
| Differential Input Noise | $\mathrm{V}_{\mathrm{n}}$ | VLOS $=5 \mathrm{~V}$, DIV2 = GND (Note 3) |  |  | 80 |  | $\mu \mathrm{V}$ |
| Pulse-Width Distortion | PWD | 1Gbps, 8mVp-p input |  |  |  | 40 | ps |
| Output Edge Speed | $\mathrm{t}_{\mathrm{R}, \mathrm{t}} \mathrm{F}$ |  |  |  |  | 250 | ps |
| Output Voltage Amplitude | VOUT | VOH - Vol |  | 400 | 600 | 730 | mV |
| Small-Signal Bandwidth | BW | MAX3262C/D |  | 800 | 925 |  | MHz |
|  |  | MAX3262CAG |  | 750 | 810 |  |  |

Note 1: Input is a 200 MHz square wave, $\mathrm{t}_{\mathrm{R}}<300 \mathrm{ps}, 8 \mathrm{mVp}-\mathrm{p}$.
Note 2: Input is a 200 MHz square wave, $\mathrm{t}_{\mathrm{R}}<300 \mathrm{ps}, 1.8 \mathrm{Vp}-\mathrm{p}$.
Note 3: Input-referred noise = RMS output noise/low-frequency gain.

# 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection 

Typical Operating Characteristics
( $\mathrm{V} C \mathrm{CC}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{cc}} \mathrm{B}$ | Positive supply for internal gain stages |
| 2 | VLOS | Power detect/LOS level set. Use this input to program the required threshold level for LOS assertion. |
| 3 | CZP | Offset-correction loop compensation capacitor. This pin should be connected to the CZN pin through a 100 nF to 330 nF capacitor, which provides the dominant pole for the offset-correction loop. |
| 4 | CZN | Offset-correction loop compensation capacitor. This pin should be connected to the CZP pin through a 100 nF to 330 nF capacitor, which provides the dominant pole for the offset-correction loop. |
| 5 | VccA | Power supply for the input stage amplifier |
| 6 | DIN+ | Data Input |
| 7 | DIN- | Inverting Data Input |
| 8 | GND | Ground for the input stage amplifier |
| 9 | $\overline{\text { ENB }}$ | Output Enable. Output gain stage is disabled and LOS circuitry remains functional. |
| 10 | DIV2 | Input stage gain adjust. Grounding this pin forces the input stage gain to maximum (11dB) for applications where the LOS threshold level will be set for input signals in the $9 \mathrm{mVp}-\mathrm{p}$ to 20 mVp -p range. Leaving this pin open forces the gain of the input stage to be divided by two ( 6 dB ) for applications where the LOS threshold level will be set for input signal levels in the 15 mVp -p to 48 mVp -p range. |
| 11 | VTH | Comparator threshold voltage for test only. Leave unconnected. |
| 12 | $\mathrm{V}_{\text {CCE }}$ | Positive supply for the power detect/LOS circuitry |
| 13 | GND | Ground for the power detect/LOS circuitry |
| 14 | GND | Ground for the LOS+/LOS- buffer circuitry |
| 15 | VccD | Positive supply for the LOS+/LOS- buffer circuitry |
| 16 | LOS- | Loss-of-Signal detect. This pin is asserted low when input power drops below the LOS threshold level. |
| 17 | LOS+ | Loss-of-Signal detect. This pin is asserted high when input power drops below the LOS threshold level. |
| 18 | DOUT- | Inverting Data Output |
| 19 | DOUT+ | Data Output |
| 20 | GND | Substrate Ground |
| 21 | VccC | Positive supply for bias generators |
| 22 | GND | Ground for bias generators |
| 23 | VCC | Positive supply for output buffers |
| 24 | GND | Ground for internal gain stages |

## 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection



Figure 1. Functional Diagram

## Detailed Description

The MAX3262 is an integrated limiting amplifier intended for high-frequency fiber-optic applications. The circuit connects to typical transimpedance amplifiers found within a fiber-optic link. The linear signal output from a transimpedance amplifier can contain significant amounts of noise, and may vary in amplitude over time. The MAX3262 limiting amplifier quantizes the signal, and outputs a voltage-limited waveform over a 48 dB input dynamic range.
The MAX3262 provides an offset correction function that effectively reduces the offset voltage to negligible levels. In communications systems using NRZ data with a $50 \%$ duty cycle, pulse-width distortion present in the signal or generated by the transimpedance amplifier appears as input offset and is partially removed by the offset correction function. An external capacitor is required between CZP and CZN to compensate the offset correction loop, determining the lower 3dB point.

## Loss-of-Signal Function

The MAX3262 incorporates a chatter-free loss-of-signal function, which is used to detect that the input signal has dropped below the level necessary for acceptable bit error rate performance, or to indicate an open-fiber condition. The loss-of-signal function is implemented with a rectifying peak detector, which samples the signal entering the output stage. The output from the peak detector is compared against an internally generated threshold, and is used to assert the LOS+ and LOSoutputs.
The loss-of-signal threshold is adjusted by varying the amplifier gain. The MAX3262 is configurable for gains between 33dB and 48dB, allowing LOS thresholds between $9 \mathrm{mVp}-\mathrm{p}$ and 48 mVp -p. Figure 2 shows the LOS threshold as a function of the DIV2 and VLos pins. The DIV2 pin provides a coarse adjustment of 6dB of gain, while the VLOS pin provides a fine gain adjustment between 0 dB and 11 dB .

## 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection



Figure 2. MAX3262 Sensitivity vs. VLOS Setting

Level-detect hysteresis and a 200ns internal delay ensure chatter-free LOS outputs when the input signal level is close to the LOS threshold. The hysteresis for any programmed loss-of-signal level is nominally 2.5 dB .
The LOS+ and LOS- outputs are open-collector, Schottky-clamped transistors, that require pull-up resistors for proper operation (Figure 3). The loss-of-signal time constant is set externally with the appropriate pull-up resistor and shunt load capacitance.
The ENB pin allows the user to disable the output signal without removing the input signal.

## Wire Bonding Die

For reliable operation, the MAX3262 has gold metalization. Connections to the die should be made with gold wire only, using ball bonding techniques. Wedge bonding is not recommended. Bond pad size is 4 mils.

## Design Procedure

## Determining Capacitor Values

The MAX3262 inputs must be AC coupled to allow proper operation of the offset correction function. Figure 4 shows the circuit's input stage. The circuit's lower -3dB point is determined by the input coupling capacitors. The lower -3 dB frequency is $1 /[(2 \pi)(1500 \Omega)(\mathrm{CIN})] \mathrm{Hz}$.


Figure 3. Setting the LOS Time Constant

CIN should be large enough to not affect the signal quality, but small enough to not affect the LOS assert time. When an open-fiber condition occurs, the input coupling capacitors must discharge below the LOS threshold level before the LOS can assert. The worstcase discharge time would occur with the maximum input signal and the minimum LOS threshold. In this case, the input capacitor must discharge from 0.9 V to 4.5 mV . The time required for this to occur is:

$$
\mathrm{t}=(1500)\left(\mathrm{C}_{\mathrm{IN}}\right) \ln \left(\mathrm{V}_{\text {MAX }} / \mathrm{V}_{\text {THRESH }}\right) \text { seconds }
$$

Example: If the MAX3262 is configured for 6 mV sensitivity, $\mathrm{CIN}=100 \mathrm{pF}$ results in a lower -3 dB frequency of 1 MHz , and a maximum LOS delay of about $1 \mu \mathrm{~s}$.
The offset correction capacitor (CAZ) must be greater than 100 nF to ensure stable operation. This capacitor is in series with an internal $40 \mathrm{k} \Omega$ of resistance. The -3 dB point of the offset zeroing circuit is:

$$
1 /[(2 \pi)(\mathrm{CAZ})(40 \mathrm{k} \Omega)] \mathrm{Hz}
$$

For $\mathrm{C}_{\mathrm{AZ}}=180 \mathrm{nF}$, the bandwidth of the offset correction circuit is 22 Hz . Maxim's proprietary offset-correction architecture decouples the input coupling time constant from the offset correction time constant. This ensures there is no interaction between these two networks, eliminating an additional source of chatter on LOS.

## 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection



Figure 4. MAX3262 Equivalent Input Circuit

## Output Termination

The MAX3262 outputs must be terminated with a $50 \Omega$ load to ( $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ ), or a Thevenin equivalent. Figure 5 shows two possible output termination methods.

Layout and PC Board Design
Since the MAX3262 is a high-frequency component, the circuit's performance can largely be determined by board layout and design. A common problem with high-gain amplifiers is feedback from the large swing outputs to the input via the power supply. Some fiberoptic limiting amplifiers suffer from LOS "chatter." The act of switching the LOS outputs on or off generates noise on the power supply, which can cause the LOS outputs to chatter. With proper board layout, the MAX3262 ensures chatter-free LOS operation.
The MAX3262 has five ground pins and a substrate connection. All of these should be connected to the circuit board's ground. Use multiple PCB vias close to the part to connect the grounds. Avoid long, inductive runs, which can degrade MAX3262 performance. The MAX3262's six Vcc supply pins must all be connected. VccA-VccE can be collectively decoupled with one capacitor. VCC (pin 23) should be decoupled separately (see the Typical Operating Circuit).


Figure 5. Output Termination Techniques

## 1Gbps, High-Speed Limiting Amplifier with Chatter-Free Loss-of-Signal Detection




TRANSISTOR COUNT: 200
SUBSTRATE CONNECTED TO GND PIN 17
$\qquad$

