

74F251A 8-Input Multiplexer with 3-STATE Outputs

April 1988
Revised September 2000

74F251A 8-Input Multiplexer with 3-STATE Outputs

General Description

The 74F251A is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Features



- Multifunctional capability
- On-chip select logic decoding
- Inverting and non-inverting 3-STATE outputs

Ordering Code:


Order Number	Package Number	Package Description
74F251ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
74F251ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F251APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{OH}/I_{OL} Output I_{OH}/I_{OL}
S_0-S_2	Select Inputs	1.0/1.0	20 $\mu A/-0.6$ mA
\overline{OE}	3-STATE Output Enable Input (Active LOW)	1.0/1.0	20 $\mu A/-0.6$ mA
I_0-I_7	Multiplexer Inputs	1.0/1.0	20 $\mu A/-0.6$ mA
Z	3-STATE Multiplexer Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
\bar{Z}	Complementary 3-STATE Multiplexer Output	150/40 (33.3)	-3 mA/24 mA (20 mA)

Functional Description

This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (OE) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{aligned} Z = \overline{OE} \cdot & (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + \\ & I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + \\ & I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + \\ & I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2) \end{aligned}$$

When the Output Enable is HIGH, both outputs are in the high impedance (High Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

Truth Table

Inputs				Outputs	
\overline{OE}	S_2	S_1	S_0	\bar{Z}	Z
H	X	X	X	Z	Z
L	L	L	L	\bar{I}_0	I_0
L	L	L	H	\bar{I}_1	I_1
L	L	H	L	\bar{I}_2	I_2
L	L	H	H	\bar{I}_3	I_3
L	H	L	L	\bar{I}_4	I_4
L	H	L	H	\bar{I}_5	I_5
L	H	H	L	\bar{I}_6	I_6
L	H	H	H	\bar{I}_7	I_7


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
3-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	10% V _{CC}	2.5				I _{OH} = -1 mA
		10% V _{CC}	2.4			Min	I _{OH} = -3 mA
		5% V _{CC}	2.7				I _{OH} = -1 mA
		5% V _{CC}	2.7				I _{OH} = -3 mA
V _{OL}	Output LOW Voltage	10% V _{CC}		0.5	V	Min	I _{OL} = 24 mA
I _{IH}	Input HIGH Current			5.0	µA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			7.0	µA	Max	V _{IN} = 7.0V
I _{CEx}	Output HIGH Leakage Current			50	µA	Max	V _{OUT} = V _{CC}
V _{ID}	Input Leakage Test	4.75			V	0.0	I _{ID} = 1.9 µA All Other Pins Grounded
I _{OD}	Output Leakage Circuit Current			3.75	µA	0.0	V _{IOD} = 150 mV All Other Pins Grounded
I _{IL}	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V
I _{OZH}	Output Leakage Current			50	µA	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current			-50	µA	Max	V _{OUT} = 0.5V
I _{os}	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test			500	µA	0.0V	V _{OUT} = 5.25V
I _{CCL}	Power Supply Current	15	22		mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current	16	24		mA	Max	V _O = HIGH Z




AC Electrical Characteristics

Symbol	Parameter	$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A = -55^\circ C \text{ to } +125^\circ C$ $V_{CC} = 5.0V$ $C_L = 50 pF$		$T_A = 0^\circ C \text{ to } +70^\circ C$ $V_{CC} = 5.0V$ $C_L = 50 pF$		Units
		Min	Typ	Max	Min	Max	Min	Max	
t_{PLH}	Propagation Delay S_n to \bar{Z}	3.5	6.0	9.0	3.5	11.5	3.5	9.5	ns
t_{PHL}		3.2	5.0	7.5	3.2	8.0	3.2	7.5	
t_{PLH}	Propagation Delay S_n to Z	4.5	7.5	10.5	3.5	14.0	4.5	12.5	ns
t_{PHL}		4.0	6.0	8.5	3.0	10.5	4.0	9.0	
t_{PLH}	Propagation Delay I_n to \bar{Z}	3.0	5.0	6.5	2.5	8.0	3.0	7.0	ns
t_{PHL}		1.5	2.5	4.0	1.5	6.0	1.5	5.0	
t_{PLH}	Propagation Delay I_n to Z	3.5	5.0	7.0	2.5	9.0	2.5	8.0	ns
t_{PHL}		3.5	5.5	7.0	3.5	9.0	3.5	7.5	
t_{PZH}	Output Enable Time \overline{OE} to \bar{Z}	2.5	4.3	6.0	2.0	7.0	2.5	7.0	ns
t_{PZL}		2.5	4.3	6.0	2.5	7.5	2.5	6.5	
t_{PHZ}	Output Disable Time \overline{OE} to \bar{Z}	2.5	4.0	5.5	2.5	6.0	2.5	6.0	ns
t_{PLZ}		1.5	3.0	4.5	1.5	5.0	1.5	4.5	
t_{PZH}	Output Enable Time \overline{OE} to Z	3.5	5.0	7.0	3.0	8.5	3.0	7.5	ns
t_{PZL}		3.5	5.5	7.5	3.5	9.0	3.5	8.0	
t_{PHZ}	Output Disable Time \overline{OE} to Z	2.0	3.8	5.5	2.0	5.5	2.0	5.5	ns
t_{PLZ}		1.5	3.0	4.5	1.5	5.5	1.5	4.5	



Physical Dimensions inches (millimeters) unless otherwise noted



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M16A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


DIMENSIONS ARE IN MILLIMETERS



**16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M16D**

74F251A 8-Input Multiplexer with 3-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com