

April 1988 Revised September 2000

# 74F280 9-Bit Parity Generator/Checker

#### **General Description**


The F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.

#### **Ordering Code:**


Order Number	Package Number	Package Description
74F280SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F280SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74F280PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Logic Symbols**



#### **Connection Diagram**



## **Unit Loading/Fan Out**


Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>
I <sub>0</sub> –I <sub>8</sub>	Data Inputs	1.0/1.0	20 μA/-0.6 mA
$\Sigma_{O}$	Odd Parity Output	50/33.3	-1 mA/20 mA
$\Sigma_{E}$	Even Parity Output	50/33.3	−1 mA/20 mA

#### **Truth Table**

Number of	Outputs					
HIGH Inputs I <sub>0</sub> –I <sub>8</sub>	∑ Even	$\Sigma$ Odd				
0, 2, 4, 6, 8	Н	L				
1, 3, 5, 7, 9	L	Н				

H = HIGH Voltage Level L = LOW Voltage Level

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

## **Recommended Operating Conditions**

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$ 

 $\begin{array}{lll} \mbox{Junction Temperature under Bias} & -55^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{V}_{\mbox{CC}} \mbox{ Pin Potential to Ground Pin} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5\mbox{V to } +7.0\mbox{V} \\ \end{array}$ 

Input Current (Note 2)

-30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$ 

Current Applied to Output

 $\label{eq:local_local_local_local} \begin{tabular}{ll} in LOW State (Max) & twice the rated I_{OL} (mA) \\ ESD Last Passing Voltage (Min) & 4000V \\ \end{tabular}$ 

Free Air Ambient Temperature  $0^{\circ}$ C to +70°C Supply Voltage +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

#### **DC Electrical Characteristics**

Symbol	Parameter		Min Ty		Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW Voltage	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
I <sub>IH</sub>	Input HIGH				5.0	^	Max	V <sub>IN</sub> = 2.7V	
	Current				5.0	μΑ	IVIAX		
I <sub>BVI</sub>	Input HIGH Current				7.0	μА	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test							VIN - 1.0V	
I <sub>CEX</sub>	Output HIGH			50	^	Max	V V		
	Leakage Current				50	μΑ	IVIAX	$V_{OUT} = V_{CC}$	
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage				3.75	μА	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current				3.73	μΛ	0.0	All Other Pins Grounded	
I <sub>IL</sub>	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circuit Curren	t	-60		-150	mA	Max	V <sub>OUT</sub> = 0V	
I <sub>CCH</sub>	Power Supply Current			25	38	mA	Max	$V_0 = HIGH$	

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		$T_A = 0$ °C to +70°C $V_{CC} = 5.0V$ $C_L = 50 \text{ pF}$		Units
		Min	Тур	Max	Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	6.5	10.0	15.0	6.5	20.0	6.5	16.0	ns
t <sub>PHL</sub>	$I_n$ to $\Sigma_E$	6.5	11.0	16.0	6.5	21.0	6.5	17.0	
t <sub>PLH</sub>	Propagation Delay	6.0	10.0	15.0	5.0	20.0	6.0	16.0	ns
t <sub>PHL</sub>	$I_n$ to $\Sigma_O$	6.5	11.0	16.0	6.5	21.0	6.5	17.0	



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 10.2±0.1 -A-1.1 TYP 5.01 TYP 5.3±0.1 7.8 -B-3.9 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 1.27 TYP LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 2.1 MAX. 1.8±0.1 0.1 C -C-\_\_\_\_\_\_0.15±0.05 0.15-0.25 0.35-0.51 ⊕ 0.12 **⊘** C A 1.27 TYP 7° TYP DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: 0.25 0°-8° TYF A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE M14DRevB1 DETAIL A 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)ก กฤก (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 0.030 MAX $\frac{332}{(2.337)} \text{ DIA}$ (0.762) DEPTH OPTION 1 OPTION 02 $0.135 \pm 0.005$ 0.300 - 0.320 $(3.429 \pm 0.127)$ (7.620 - 8.128)0.145 - 0.200 0.060 4° TYP (1.651) (3.683 - 5.080)¥ $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508)0.125 - 0.150 $0.075 \pm 0.015$ 0.280 0.014-0.023 TYP (7.112) MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP 0.325 +0.040 -0.015

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016 - 0.381

N14A (REV F)

www.fairchildsemi.com