Resistors



August 1998 Revised April 2001

74LCXP16245

Low Voltage 16-Bit Bidirectional Transceiver with 5V Tolerant Inputs/Outputs and Pull-Down Resistors

General Description

The LCXP16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V or 3.3V) $V_{\rm CC}$ applications with capability of interfacing to a 5V signal environment. The device is byte controlled. Each byte has separate control inputs which could be shorted together for full 16-bit operation. The T/R inputs determine the direction of data flow through the device. The $\overline{\rm OE}$ inputs disable both the A and B ports by placing them in a high impedance state.

In addition, A and B port datapath pins have built-in resistors to GND allowing the pins to float without any increase in I_{CC} current. This feature is intended to address modular and space constrained applications where additional space consumed by external resistors is not available.

The LCXP16245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- I/O pull-down resistors terminate inactive busses ensuring a stable bus state
- 5.5 ns t_{PD} max $(V_{CC} = 3.3V)$, 20 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \blacksquare ±24 mA output drive (V_{CC} = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Pinout compatible with 74 series 16245
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

		ALTERNATION TO LAND ASSESSMENT
Order Number	Package Number	Package Description
74LCXP16245MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
74LCXP16245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
OE _n	Output Enable Input
T/R _n	Transmit/Receive Input
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs



Connection Diagram

T/\widetilde{R}_1 —	1	\cup	48	→ OE₁
в _о —	2		47	— A ₀
В, —	3		46	- A ₁
GND -	4		45	— GND
В ₂ —	5		44	- A ₂
В ₃ —	6		43	— A ₃
v _{cc} —	7		42	- v _{cc}
В ₄ —	8		4 1	— A4
B ₅ —	9		40	— A ₅
GND —	10		39	— GND
В ₆ —	1.1		38	— A ₆
В ₇ —	12		37	— A ₇
B ₈ —	13		36	— A ₈
В9 —	14		35	— A ₉
GND -	15		34	- GND
B ₁₀ —	16		33	— A _{1 0}
B _{1 1} —	17		32	— A _{1.1}
v _{cc} —	18		31	— v _{cc}
B ₁₂ —	19		30	— A ₁₂
B ₁₃ —	20		29	— A _{1 3}
GND -	21		28	— GND
B _{1.4} —	22		27	— A _{1.4}
B ₁₅ —	23		26	— A ₁₅
T∕R ₂ —	24		25	$-\overline{oE}_2$
ı				l

Truth Tables

	Inp	uts		
	OE ₁	T/R ₁	Outputs	
	L	L	Bus B ₀ -B ₇ Data to Bus A ₀ -A ₇	
	L H H X		Bus A ₀ –A ₇ Data to Bus B ₀ –B ₇	
			HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇ (Note 2)	

	Inputs			
	OE ₂	T/R ₂	Outputs	
	L L		Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅	
	L H H X		Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅	
			HIGH Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅ (Note 2)	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance


Note 2: A and B port inputs are still active.

Functional Descriptions

The LCXP16245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs. the device is byte controlled. Each byte has separate control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device.

The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state. The pulldown resistor (30K Ω normal) to GND is active only when the outputs are 3-STATED (\overline{OE} = HIGH). When the outputs become active (\overline{OE} = LOW) the resistor is removed from the circuit.

Logic Diagram



Symbol	Parameter	Value	Conditions	Units	
V _{CC}	Supply Voltage	−0.5 to +7.0		V	
V _I	DC Input Voltage	−0.5 to +7.0		V	
Vo	DC Output Voltage	−0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)		
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA	
lok	DC Output Diode Current	-50	V _O < GND	mA	
		+50	V _O > V _{CC}	IIIA	
Io	DC Output Source/Sink Current	±50		mA	
I _{CC}	DC Supply Current per Supply Pin	±100		mA	
I _{GND}	DC Ground Current per Ground Pin	±100		mA	
Тетс	Storage Temperature	-65 to +150		°C	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V-2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C$	c to +85°C	Units
Зуппоп	rarameter	Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		· v
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 – 3.6		8.0	· v
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V _{CC} - 0.2		
		$I_{OH} = -8 \text{ mA}$	2.3	1.8		•
		I _{OH} = -12 mA	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		•
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		•
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	2.3 – 3.6		0.2	
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	•
		I _{OL} = 12 mA	2.7		0.4	V
		I _{OL} = 16 mA	3.0		0.4	•
		I _{OL} = 24 mA	3.0		0.55	•
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
I _{OZ(L)}	3-STATE I/O Leakage	V_I or $V_O = 0.0V$	2.3 – 3.6		±5.0	μΑ
I _{OZ(H)}	3-STATE I/O Leakage	V_I or $V_O = 5.5V$	2.3 – 3.6	50	500	μΑ
I _{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μА
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 5)	2.3 – 3.6		±20	μΑ

Note 4: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V_{CC} $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	
C,	i didinoto.	Containone	(V)	Min	Max	00
Δl _{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$						
Symbol	Parameter	$V_{CC} = 3.3V \pm 0.3V$ $C_L = 50 \text{ pF}$		$V_{CC} = 2.7V$ $C_L = 50 \text{ pF}$		$\label{eq:VCC} \begin{aligned} \text{VCC} &= 2.5 \text{V} \pm 0.2 \text{V} \\ \text{C}_L &= 50 \text{ pF} \end{aligned}$		Units
Зуппон	Parameter							
		Min	Max	Min	Max	Min	Max	
t _{PHL}	Propagation Delay	1.5	5.5	1.5	6.0	1.5	6.6	ns
t _{PLH}	A _n to B _n or B _n to A _n	1.5	5.5	1.5	6.0	1.5	6.6	
t _{PZL}	Output Enable Time	1.5	7.0	1.5	8.0	1.5	9.1	ns
t _{PZH}		1.5	7.0	1.5	8.0	1.5	9.1	115
t _{PLZ}	Output Disable Time	1.5	7.0	1.5	7.5	1.5	8.4	ns
t_{PHZ}		1.5	7.0	1.5	7.5	1.5	8.4	115
toshl	Output to Output Skew (Note 6)		1.0					ns
toslh			1.0					115

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH). Parameter guaranteed by design.

Dynamic Switching Characteristics

Symbol	Parameter Conditions		v _{cc}	$T_A = 25^{\circ}C$	Units	
0 ,	- aramour	oonamone.	(V)	Typical	•	
V _{OLP}	· · · · · · · · · · · · · · · · · · ·	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	8.0	V	
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	0.6	v	
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V	
		$C_L = 30 \text{ pF, V}_{IH} = 2.5 \text{V, V}_{IL} = 0 \text{V}$	2.5	-0.6	V	

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC} , $f = 10$ MHz	20	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch	
t _{PLH} , t _{PHL}	Open	
t _{PZL} , t _{PLZ}	6V at V_{CC} = 3.3 \pm 0.3V V_{CC} x 2 at V_{CC} = 2.5 \pm 0.2V	
t _{PZH} , t _{PHZ}	GND	




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic






FIGURE 2. Waveforms (Input Characteristics; f = 1MHz, $t_r = t_f = 3ns$)

Symbol	V _{CC}		
	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V
V_{mi}	1.5V	1.5V	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V
V _v	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V





Resistors

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.40 TYP 6.10±0.10 4.60 9.20 8.10 -B-4.05 888888 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 0.50 LAND PATTERN RECOMMENDATION 0.1 C SEE DETAIL A 0.90+0.15 ALL LEAD TIPS -C-0.09-0.20 0.10±0.05 0 17-0 27 Ф 0.13 (M) A B(S) C(S) 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. MTD48RevB1 DETAIL A 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com