FAIRCHILD

SEMICONDUCTOR

DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

General Description

These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. Both have an asynchronous clear input, and the quad (DM74ALS175) version features complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect at the output.

Features

Advanced oxide-isolated ion-implanted Schottky TTL process

September 1986


Revised February 2000


- Pin and functional compatible with LS family counterpart
- Typical clock frequency maximum is 80 MHz
- Switching performance guaranteed over full temperature and V_{CC} supply range

Ordering Code:

Ordering Code Package Number		Package Description			
DM74ALS174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74ALS174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
DM74ALS174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			
DM74ALS175M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow			
DM74ALS175SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
DM74ALS175N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide			

Connection Diagrams





© 2000 Fairchild Semiconductor Corporation DS006112

Function Table


Inputs			Outputs			
Clear	Clock	D	Q	Q (Note 1)		
L	Х	Х	L	Н		
н	\uparrow	н	н	L		
н	\uparrow	L	L	н		
н	L	Х	Q ₀	\overline{Q}_0		


DM74ALS174 • DM74ALS175

H = HIGH Level (steady state) L = LOW Level (steady state) X = Don't Care ^ = Transition from LOW-to-HIGH Level Q₀ = the level of Q before the indicated steady-state input conditions were established

Note 1: applies to DM74ALS175 only

Logic Diagrams





Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	–65°C to +150°C
Typical θ _{JA}	
N Package	77.9°C/W
M Package	107.3°C/W


Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions


Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	V
/ _{IH}	HIGH Level Input Voltage		2			V
VIL	LOW Level Input Voltage				0.8	V
ОН	HIGH Level Output Current				-0.4	mA
I _{OL}	LOW Level Output Current				8	mA
t _W		ock GH or LOW	10			ns
	Cle	ear LOW	10			Ī
t _{SETUP}	Setup Time (Note 3) Da	ata Input	10↑			
		ear active State	6↑			ns
t _{HOLD}	Data Hold Time (Note 3)		0↑			ns
fclock	Clock Frequency		0		50	MHz
T _A	Free Air Operating Temperature)	0		70	°C


Note 3: The symbol \uparrow indicates that the rising edge of the clock is used as reference.

ymbol	Parameter		Conditions	6	Min	Тур		Max	Unit
(Input Clamp Voltage	V _{CC} = 4	V _{CC} = 4.5V, I _{IN} = -18 mA					-1.5	V
н	HIGH Level	I _{OH} = -400 μA					4.0		
	Output Voltage	$V_{CC} = 4.5V$ to 5.5V		$V_{CC} - 2$	V _{CC} –	1.6		V	
-	LOW Level Output Voltage	$V_{CC} = 4.5V$		I _{OL} = 8 mA		0.35	i	0.5	V
	Input Current at	$V_{CC} = 5.5V, V_{IN} = 7V$						0.1	mA
	Max Input Voltage							00	
	HIGH Level Input Current	$V_{CC} = 5.5V, V_{IH} = 2.7V$						20 -0.1	μΑ
	Output Drive Current	$V_{CC} = 5.5V, V_{IN} = 0.4V$ $V_{CC} = 5.5V, V_O = 2.25V$			-30			-0.1	mA mA
				- r	-30			-112	rn/
CC Supply Current	Supply Current	$V_{CC} = 5.5V$ Clock = 4.5V		DM74ALS174		11		19	m/
		Clear = D Input		DM74ALS175		8	8 14		
Symbol	nmended operating free air temp Parameter	Jerature fait	Conditions		Min	Min N		×	Units
AX	Maximum Clock Frequency		$R_L = 500\Omega$		50				MHz
.H	Propagation Delay Time		C _L = 50 pF						
	LOW-to-HIGH Level		V _{CC} = 4.5V to 5.5V	/	5		18		ns
	Output From Clear (175 Only))							
ΗL	Propagation Delay Time								
	HIGH-to-LOW Level				8	23		23	ns
	Output From Clear								
	Propagation Delay Time		-						
H	LOW-to-HIGH Level				3	15			ns
H									
Н	Output From Clock								
.H 1L	Propagation Delay Time								
					5		17		ns



DM74ALS174 • DM74ALS175





DM74ALS174 • DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

www.fairchildsemi.com

7