FAIRCHILD
SEMICONDUCTOR™

DM74AS74
Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear

General Description

The AS74 is a dual edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and $\overline{Q}$ outputs.

Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.

Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of LOW level signal.

Features

■ Switching specifications at 50 pF
■ Switching specifications guaranteed over full temperature and V_{CC} range
■ Advanced oxide-isolated, ion-implanted Schottky TTL process
■ Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
■ Improved AC performance over S74 at approximately half the power

Ordering Code:

Order Number	Package Number	Package Description
DM74AS74M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74AS74SJX	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
DM74AS74N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram

Function Table

Inputs				Outputs	
$\overline{PR}$	$\overline{CLR}$	CLK	D	Q	$\overline{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H (Note 1)	H (Note 1)
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\overline{Q}_0$

L = LOW State
H = HIGH State
X = Don't Care
↑ = Positive Edge Transition
Q_0 = Previous Condition of Q

Note 1: This condition is nonstable; it will not persist when preset and clear inputs return to their inactive (HIGH) level. The output levels in this condition are not guaranteed to meet the V_{OH} specification.

DM74AS74 Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear

Logic Diagram

PRESET

CLEAR

CLOCK

D

Q

Q̄

Absolute Maximum Ratings(Note 2)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Typical θ_{JA}	
N Package	76.0°C/W
M Package	107.0°C/W

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V_{CC}	Supply Voltage		4.5	5	5.5	V
V_{IH}	HIGH Level Input Voltage		2			V
V_{IL}	LOW Level Input Voltage				0.8	V
I_{OH}	HIGH Level Output Current				−2	mA
I_{OL}	LOW Level Output Current				20	mA
f_{CLK}	Clock Frequency		0		105	MHz
$t_{W(CLK)}$	Width of Clock Pulse	HIGH	4			ns
		LOW	5.5			ns
t_W	Pulse Width Preset & Clear LOW		4			ns
t_{SU}	Data Setup Time (Note 3)		4.5↑			ns
t_{SU}	PRE or CLR Setup-Time (Note 3)		2↑			ns
t_H	Data Hold Time (Note 3)		0↑			ns
T_A	Free Air Operating Temperature		0		70	°C

Note 3: The (↑) arrow indicates the positive edge of the Clock is used for reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at $V_{CC} = 5V$, $T_A = 25°C$.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
V_{IK}	Input Clamp Voltage	$V_{CC} = 4.5V$, $I_I = −18$ mA				−1.2	V
V_{OH}	HIGH Level Output Voltage	$V_{CC} = 4.5V$ to 5.5V, $I_{OH} = −2$ mA		$V_{CC} − 2$			V
V_{OL}	LOW Level Output Voltage	$V_{CC} = 4.5V$, $V_{IH} = $ Max, $I_{OL} = 20$ mA			0.35	0.5	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = 5.5V$, $V_{IH} = 7V$				0.1	mA
I_{IH}	HIGH Level Input Current	$V_{CC} = 5.5V$, $V_{IH} = 2.7V$	Clock, D			20	μA
			Preset, Clear			40	μA
I_{IL}	LOW Level Input Current	$V_{CC} = 5.5V$, $V_{IL} = 0.4V$	Clock, D			−0.5	mA
			Preset, Clear			−1.8	mA
I_O	Output Drive Current	$V_{CC} = 5.5V$, $V_O = 2.25V$		−30		−112	mA
I_{CC}	Supply Current	$V_{CC} = 5.5V$			10.5	16	mA

DM74AS74

Switching Characteristics
over recommended operating free air temperature range

Symbol	Parameter	Conditions	From	To	Min	Max	Units
f_{MAX}	Maximum Clock Frequency	V_{CC} = 4.5V to 5.5V			105		MHz
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	R_L = 500Ω C_L = 50 pF	Preset or Clear	Q or $\overline{Q}$	3	7.5	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Preset or Clear	Q or $\overline{Q}$	3.5	10.5	ns
t_{PLH}	Propagation Delay Time LOW-to-HIGH Level Output		Clock	Q or $\overline{Q}$	3.5	8	ns
t_{PHL}	Propagation Delay Time HIGH-to-LOW Level Output		Clock	Q or $\overline{Q}$	4.5	9	ns

# Physical Dimensions inches (millimeters) unless otherwise noted

0.335 − 0.344
(8.509 − 8.738)

14 13 12 11 10 9 8

0.228 − 0.244
(5.791 − 6.198)

30°
TYP

LEAD NO. 1
IDENT

1 2 3 4 5 6 7

0.010
(0.254) MAX

0.150 − 0.157
(3.810 − 3.988)

0.010 − 0.020
(0.254 − 0.508) ×45°

8° MAX TYP
ALL LEADS

0.008 − 0.010
(0.203 − 0.254)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.053 − 0.069
(1.346 − 1.753)

0.004 − 0.010
(0.102 − 0.254)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008
(0.203) TYP

0.014 − 0.020
(0.356 − 0.508) TYP

M14A (REV H)

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

10.2±0.1
-A-

1.1 TYP

14   8

7.8

3.9

5.3±0.1
-B-

0.2 C B A
ALL LEAD TIPS

PIN #1 IDENT.

1   7

LAND PATTERN RECOMMENDATION

14   13   9   8

5.01 TYP

9.27 TYP

1   2   6   7

(2.13 TYP)

1.27 TYP   0.6 TYP

ALL LEAD TIPS
0.1 C

2.1 MAX.

1.8±0.1

-C-

1.27 TYP   0.35-0.51

0.15±0.05

0.12 M C A

DIMENSIONS ARE IN MILLIMETERS

SEE DETAIL A

0.15-0.25

7° TYP

GAGE PLANE

0°-8° TYP

0.25

0.60±0.15

1.25

SEATING PLANE

DETAIL A

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION,
   ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
   FLASH, AND TIE BAR EXTRUSIONS.

M14DRevB1

14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
Package Number M14D

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com