

FAIRCHILD

SEMICONDUCTOR

August 1998 Revised January 1999

FC940L

Low Voltage 1 to 18 Clock Distribution Device with Selectable PECL or LVTTL Input

General Description

The FC940L is a 1 to 18 low voltage clock fanout buffer. The device allows for the selection of either differential PECL or LVTTL/CMOS input levels. The 18 outputs are compatible with LVCMOS or LVTTL technology and are capable of driving 50 Ω series or parallel terminated lines. The device has a minimal propagation delay and features low part-to-part and pin-to-pin skews. The outputs of the device are designed to operate at either 2.5V or 3.3V V_{CC}. The output transistors have a 20 Ω (30 Ω) impedance at 3.3V (2.5V) V_{CC}. The input and core circuitry operate at 3.3V.

The FC940L is fabricated in a high performance BiCMOS Process.

Features


- Selectable Differential PECL or LVTTL/CMOS inputs
- 2.5V/3.3V output V_{CC} supply operation
- Typical propagation delays 2.5 ns
- Part-to-Part skew < 900 ps
- Typical Pin-to-Pin skew 200 ps
- Ability to drive 50Ω series or parallel terminated trans-
- mission lines

 Latchup performance exceeds 300 mA
 ESD performance:
- Human body model > 2000V
- Machine model > 200V ■ Pin compatible to MPC940L
- 32 pin TQFP package

Ordering Code:

Order Number	Package Number	Package Description
FC940LVB	VBE32A	32-Lead Thin Quad Flat Package, JEDEC MO-136, 7mm Square
Device also available in Tap	pe and Reel. Specify by a	ppending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description		
PECL_CLK, PECL_CLK	Differential PECL Input		
LVC_CLK	LVTTL/CMOS Clock Input		
SEL	Input Selection Pin		
O[0:17]	Low Voltage CMOS Outputs		

Truth Table

	Inputs		Outputs
PECL_CLK	LVC_CLK	SEL	0 ₀ -0 ₁₇
	X	L	L
Н	Х	L	Н
Х	L	Н	L
Х	Н	Н	Н

H = High Voltage Level L = Low Voltage Level

X = Immaterial

pdf.dzsc.com



Functional Description

The FC940L is a 1 to 18 Clock distribution fanout buffer. The devices accept either a differential PECL or LVCMOS/ LVTTL input signal and generates 18 LVCMOS output signals. The SEL signal selects the differential PECL CLK input signals when held at a logic "L" and selects the LVC-MOS CLK input signal when held at a logic "H". The complete functional operation is shown in the Truth Table.


either a 2.5V or 3.3V V_{CC} . The internal core voltage is required to be a 3.3V. The selectable input stage allows the device to be used in combination with either LVTTL/LVCMOS or LVPECL clock generation devices. The LVPECL inputs make this device

ideal for use in large clock distribution systems where there

are multiple levels of hierarchy.

The output buffers support the ability to be powered by

Logic Diagram



Absolute Maximum Ratings(Note 1)

	0
Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to +4.6V
Output Voltage (V _O) (Note 2)	–0.5V to V_{CC} + 0.5V
DC Input Diode Current (IIK)	
$V_{I} < 0V$	–50 mA
DC Output Diode Current (I _{OK})	
V _O < 0V	–50 mA
V _O > V _{CC}	+50 mA
DC Output Source/Sink Current (I _O)	±50 mA
DC V_{CC} or Ground Current per Supply	Pin
(I _{CC} or Ground)	±100 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+$ 150 $^{\circ}C$
Ambient Temperature Under Bias (T _A)	$0^{\circ}C$ to + $70^{\circ}C$
Case Temperature Under Bias (T_C)	$0^{\circ}C$ to + 110°C

Recommended Operating Conditions

/	Power Supply Voltage (V _{CC})	
/	V _{CC} I	3.135V to 3.465V
	V _{CC} O(Note 3)	2.375 to 3.465V
٩	Input Voltage (V _{IN})	0V to V _{CC}
	Output Voltage (V _O)	0V to V _{CC}
٩	Output Current in I _{OH} /I _{OL}	
٩	V _{CC} O = 3.135V to 3.465V	±24 mA
٩	$V_{CC}O = 2.375V$ to 2.625V	±16 mA
	Free Air Operating Temperature	0°C to +70°C
٩	Input Edge Rate ($\Delta t/\Delta V$)	
2	V_{IN} = 0.8V to 2.0V, V_{CC} = 3.135V	< 10 ns/V
	Note 1: The "Absolute Maximum Ratings" are the the safety of the device cannot be guaranteed. T	

FC940L

the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Absolute Maximum Rating must be observed. Note 3: $V_{CC}O \leq V_{CC}1$

DC Electrical Characteristics (V_{CC}I = 3.3 \pm 0.165V, V_{CC}O = 3.3 \pm 0.165V)

Symbol	Parameter		Conditions	V _{cc} I	v _{cc} o	T _A = 0°C to +70°C		Units
Cymbol				- 00-		Min	Max	Ginta
VIH	High Level Input Voltage	PECLK_CLK		3.135-3.465	3.135-3.465	2.135	2.42	V
		OTHER		3.135-3.465	3.135-3.465	2.00		V
VIL	Low Level Input Voltage	PECLK_CLK		3.135-3.465	3.135-3.465	1.49	1.825	V
		OTHER		3.135-3.465	3.135-3.465		0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PECL_CLK		3.135–3.465	3.135–3.465	300	1000	mV
VCMR	Common Mode Range (Note	e 4)		3.135-3.465	3.135-3.465	V _{CC} -1.6	V _{CC} -0.8	V
V _{OH}	High Level Output Voltage		$I_{OH} = -100 \ \mu A$	3.135-3.465	3.135-3.465	V _{CC} -0.2		V
			$I_{OH} = -24 \text{ mA}$	3.135	3.135	2.5		V
V _{OL}	Low Level Output Voltage		I _{OL} = 100 μA	3.135-3.465	3.465		0.2	V
			I _{OL} = 24 mA	3.135	3.135		0.5	V
I _{IN}	Input Current	PECL_CLK		3.135-3.465	3.135-3.465		100	μΑ
		LVC_CLK		3.135-3.465	3.135-3.465		100	μΑ
I _{CC}	Quiescent Supply Current (I _{CCI} + I _{CCO})		All Outputs Low (I _{CCL})	3.465	3.465		240	mA
			All Outputs High (I _{CCH})	3.465	3.465		225	mA

Note 4: VCMR is the difference between V_{CCI} and the most solitive side of the differential Input signal. Normal operation is obtained when the "high" input is within the VCMR Range and the inputs swing lies within the V_{PP} specification. See figure 6.

0
4
G
C
Ľ.

DC Electrical Characteristics (V_{CC}I = 3.3V \pm 0.165V, V_{CC}O = 2.5V \pm 0.125V)

Symbol	Parameter		Conditions	V _{cc} I	v _{cc} o	$T_A = 0^{\circ}C$ to $+70^{\circ}C$		Units
				• 001		Min	Max	Units
VIH	High Level Input Voltage	PECLK_CLK		3.135-3.465	2.375-2.625	2.135	2.42	V
		OTHER		3.135-3.465	2.375-2.625	2.0		V
V _{IL}	Low Level Input Voltage	PECLK_CLK		3.135-3.465	2.375-2.625	1.49	1.825	V
		OTHER		3.135-3.465	2.375-2.625		0.8	V
V _{PP}	Peak-to-Peak Input Voltage			3.135-3.465	2.375-2.625	300	1000	mV
VCMR	Common Mode Range (Note	: 4)		3.135-3.465	2.375-2.625	V _{CC} -1.6	V _{CC} -0.8	V
V _{OH}	High Level Output Voltage		$I_{OH} = -100 \ \mu A$	3.135-3.405	2.375-2.625	V _{CC} -0.2		V
			$I_{OH} = -16 \text{ mA}$	3.135	2.375	1.7		V
V _{OL}	Low Level Output Voltage		I _{OL} = 100 μA	3.135-3.465	2.375-2.625		0.2	V
			$I_{OL} = 16 \text{ mA}$	3.135	2.375		0.5	V
I _{IN}	Input Current	PECL_CLK		3.135-3.465	2.375-2.625		100	μΑ
		LVC_CLK		3.135-3.465	2.375-2.625		100	μΑ
I _{CC}	Quiescent Supply Current $(I_{CCI} + I_{CCO})$		All Outputs Low (I _{CCL})	3.465	2.625		240	mA
			All Outputs High (I _{CCH})	3.465	2.625		225	mA

AC Electrical Characteristics (V_{CC}I = 3.3V \pm 0.165V, T_A = 0°C to +70°C) (Note 5)

Symbol	Parameter	$\mathbf{V_{CC}O}=\mathbf{3.3V}\pm\mathbf{0.165V}$			$V_{CC}O=2.5V\pm0.125V$			Units
	Falameter	Min	Тур	Max	Min	Тур	Max	Units
max	Clock Frequency	150			150			MHz
PHL	Propagation Delay							
PLH	PECL_CLK to On		2.5	3.5		2.5	3.7	ns
	LVC_CLK to On		2.9	3.8		2.9	4.0	
PHL	Propagation Delay			5.3			5.5	ns
PLH	SEL to On							
r	Rise and Fall Time							
	V _{CC} O = 3.3V (0.8V to 2V)		600					ps
	V _{CC} O = 2.5V (0.7V to 1.6V)					600		
OSLH	Pin-to-Pin Output Skew		200			200		ps
OSHL	(Note 6)							
SK(PR)	Part-to-Part Skew (Note 7)			900			900	ps
owo	Output Pulse Width (Note 8)	45		55	45		55	%


Note 5: AC Specifications are measured into a 50 Ω Parallel terminated line. See Figure 1. Measurements are made with an input rise time of 1 ns/V. **Note 6:** Skew is defined as the absolute value of the difference between the actual propagation delay between any two outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH to_{DSHL}).


Note 7: Part-to-Part Skew is defined as the variation in propagation delay between a specific output of device A and the same output of device B at the same V_{CC}, temperature, output loading and input signal conditions. This specification is valid where all outputs of the device are tied together. This specification is guaranteed by design and statistical process distribution.

Note 8: This specification assumes an input waveform with 50% duty cycle. The worst case duty cycle degradation will typically occur at f_{MAX}.

Capacitance

Symbol	Parameter	Conditions	T _A = +25°C Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF
C _{PD}	Power Dissipation Capacitance	$V_I = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}, V_{CC} = 3.3V$	8	pF





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.