


HEXFET® Power MOSFET

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30V V_{GS} Rating
- Reduced C_{iss}, C_{oss}, C_{rss}
- Extremely High Frequency Operation
- Repetitive Avalanche Rated



V_{DSS} = 500V


R_{DS(on)} = 0.85Ω

I_D = 8.0A

Description

This new series of Low Charge HEXFETs achieve significantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new Low Charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of HEXFETs offer the designer a new standard in power transistors for switching applications.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _c = 25°C	Continuous Drain Current, V _{GS} @ 10 V	8.0	
I _D @ T _c = 100°C	Continuous Drain Current, V _{GS} @ 10 V	5.1	A
I _{DM}	Pulsed Drain Current ②	28	
P _D @ T _c = 25°C	Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V _{GS}	Gate-to-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ②	510	mJ
A _R	Avalanche Current ②	8.0	A
E _{AR}	Repetitive Avalanche Energy ②	13	mJ
dV/dt	Peak Diode Recovery dV/dt ③	3.5	V/ns
T _J	Operating Junction and Storage Temperature Range	-55 to +150	
T _{STG}	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	°C
	Mounting Torque, 6-32 or M3 screw	10 lbf/in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	—	—	1.0	
R _{θCS}	Case-to-Sink, Flat, Greased Surface	—	0.50	—	°C/W
R _{θJA}	Junction-to-Ambient	—	—	62	

IRF840LC



Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
V_{BRDSS}	Drain-to-Source Breakdown Voltage	500	—	—	V	$V_{GS}=0V$, $I_D=250\mu\text{A}$
$\Delta V_{BRDSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.63	—	$^\circ\text{C}$	Reference to 25°C , $I_D=1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.85	Ω	$V_{GS}=10V$, $I_D=4.8A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
g_f	Forward Transconductance	4.0	—	—	S	$V_{DS}=50V$, $I_D=4.8A$ ④
$I_{DS(on)}$	Drain-to-Source Leakage Current	—	—	25	μA	$V_{GS}=500V$, $V_{DS}=0V$
		—	—	250	μA	$V_{DS}=400V$, $V_{GS}=0V$, $T_J=125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS}=20V$
	Gate-to-Source Reverse Leakage	—	—	100	nA	$V_{GS}=-20V$
Q_g	Total Gate Charge	—	—	39	nC	$I_D=8.0A$
Q_{gs}	Gate-to-Source Charge	—	—	10	nC	$V_{GS}=400V$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	19	nC	$V_{GS}=10V$ See Fig. 5 and 13 ④
$t_{on(on)}$	Turn-On Delay Time	—	12	—	ns	$V_{DD}=250V$
$t_{on(off)}$	Rise Time	—	25	—	ns	$I_D=8.0A$
$t_{off(on)}$	Turn-Off Delay Time	—	27	—	ns	$R_G=9.1\Omega$
$t_{off(off)}$	Fall Time	—	19	—	ns	$R_D=30\Omega$ See Figure 10 ④
L_D	Internal Drain Inductance	—	4.5	—	nH	Between lead, 8 mm (0.25in.) from package and center of die contact
L_S	Internal Source Inductance	—	7.5	—	nH	
C_{iss}	Input Capacitance	—	1100	—	PF	$V_{GS}=0V$
C_{oss}	Output Capacitance	—	173	—	PF	$V_{DS}=25V$
C_{rss}	Reverse Transfer Capacitance	—	18	—	PF	$f=1.0\text{MHz}$ See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	8.0	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ④	—	—	28	A	
V_{SD}	Diode Forward Voltage	—	—	2.0	V	$T_J=25^\circ\text{C}$, $I_S=8.0A$, $V_{GS}=0V$ ④
t_{rr}	Reverse Recovery Time	—	480	740	ns	$T_J=25^\circ\text{C}$, $I_F=8.0A$
Q_{rr}	Reverse Recovery Charge	—	3.0	4.5	μC	$dI/dt=100\text{A}/\mu\text{s}$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time t_{on} is negligible (turn-on is dominated by L_S+L_D)				


Notes:

① Repetitive rating; pulse width limited by max. junction temperature (See Figures 11)


③ $I_{SD}\leq 8.0A$, $dI/dt\leq 100\text{A}/\mu\text{s}$, $V_{DD}\leq V_{(BR)DSS}$, $T_J\leq 150^\circ\text{C}$

② $V_{DD}=50V$, starting $T_J=25^\circ\text{C}$, $L=14\text{mH}$
 $R_G=25\Omega$, $I_{AS}=8.0A$ (See Figure 12)

④ Pulse width $\leq 300\ \mu\text{s}$; duty cycle $\leq 2\%$.



**Fig 1. Typical Output Characteristics,
 $T_C = 25^\circ\text{C}$**



**Fig 2. Typical Output Characteristics,
 $T_C = 150^\circ\text{C}$**





Fig 3. Typical Transfer Characteristics



**Fig 4. Normalized On-Resistance
Vs. Temperature**

IRF840LC

ICR




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area


IR**IRF840LC**

Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRF840LC




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit


Appendix B: Package Outline Mechanical Drawing

Appendix C: Part Marking Information

Appendix A

Peak Diode Recovery dv/dt Test Circuit


Fig 14. For N-Channel HEXFETs




① Driver Gate Drive




② D.U.T. I_{DS} Waveform



③ D.U.T. V_{DS} Waveform



④ Inductor Current



* V_{GS} = 5V for Logic Level Devices


IRF840LC

IR

Package Outline

TO-220AB Outline

Dimensions are shown in millimeters (inches)



NOTES

2X

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION - INCH.

3. OUTLINE CONFORMS TO JEDEC OUTLINE TO-220-AB
4. HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.

Part Marking Information

TO-220AB

EXAMPLE: THIS IS AN IRF1010 WITH ASSEMBLY LOT CODE 9B1M	INTERNATIONAL RECTIFIER LOGO	IRF1010	PART NUMBER
	9B	9B	DATE CODE (YYYY)
	1M	1M	YY = YEAR
			WW = WEEK



Printed on Sigenet recycled offset:
made from 50% recycled waste paper, including
10% de-inked, post-consumer waste



International
IR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 322-3331 Telex 472403
EUROPEAN HEADQUARTERS: Kural Green, Oxford, Surrey RG6 9BB England. Tel: (0882) 712213, Telex 96219

IN CANADA: 101 Berri St., Montreal, Quebec H2L 3L1. Tel: (514) 475-1007. IN GERMANY: Seelbogenstrasse 157 D-6300 Bad Honnef, Tel: 8172-7098. IN ITALY: Via Lipara 49 10071 Borgaro, Torino. Tel: (011) 470 1484. IN FAR EAST: KAH Building, 304- Nakameguro 3-Chome, Meguro-ku, Tokyo 17 Japan. Tel: (03) 983 0641. IN SOUTHEAST ASIA: 100 Middle Road, #E-01 Fortune Centre, Singapore 0718. Tel: (65) 338 3822.

Sales Offices, Agents and Distributors in Major Cities Throughout the World.