

International Rectifier


PD 9.1377

PRELIMINARY

IRLI3103

HEXFET® Power MOSFET

- Logic-Level Gate Drive
- Advanced Process Technology
- Isolated Package
- High Voltage Isolation = 2.5KV RMS ⑤
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated




| |
|----------------------------|
| $V_{DSS} = 30V$ |
| $R_{DS(on)} = 0.014\Omega$ |
| $I_D = 38A$ |

Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



Absolute Maximum Ratings


| | Parameter | Max. | Units |
|---------------------------|--|------------------------|-------|
| $I_D @ T_C = 25^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 38 | A |
| $I_D @ T_C = 100^\circ C$ | Continuous Drain Current, $V_{GS} @ 10V$ | 27 | |
| I_{DM} | Pulsed Drain Current ①⑥ | 220 | |
| $P_D @ T_C = 25^\circ C$ | Power Dissipation | 38 | W |
| | Linear Derating Factor | 0.25 | W/°C |
| V_{GS} | Gate-to-Source Voltage | ± 20 | V |
| E_{AS} | Single Pulse Avalanche Energy ②⑦ | 240 | mJ |
| I_{AR} | Avalanche Current ①⑥ | 34 | A |
| E_{AR} | Repetitive Avalanche Energy ① | 3.8 | mJ |
| dv/dt | Peak Diode Recovery dv/dt ③⑧ | 2.0 | V/ns |
| T_J | Operating Junction and Storage Temperature Range | -55 to +175 | °C |
| T_{STG} | | | |
| | Soldering Temperature, for 10 seconds | 300 (1.6mm from case) | |
| | Mounting torque, 6-32 or M3 screw | 10 lbf•in (1.1N•m) | |

Thermal Resistance


| | Parameter | Typ. | Max. | Units |
|-----------------|---------------------|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case | — | 4.0 | °C/W |
| $R_{\theta JA}$ | Junction-to-Ambient | — | 65 | |



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|--|--------------------------------------|------|-------|-------|-------|---|
| V _{(BR)DSS} | Drain-to-Source Breakdown Voltage | 30 | — | — | V | V _{GS} = 0V, I _D = 250μA |
| ΔV _{(BR)DSS} /ΔT _J | Breakdown Voltage Temp. Coefficient | — | 0.037 | — | V/°C | Reference to 25°C, I _D = 1mA ⑥ |
| R _{DS(on)} | Static Drain-to-Source On-Resistance | — | — | 0.014 | Ω | V _{GS} = 10V, I _D = 23A ④ |
| | | — | — | 0.019 | | V _{GS} = 4.5V, I _D = 19A ④ |
| V _{GS(th)} | Gate Threshold Voltage | 1.0 | — | 2.0 | V | V _{DS} = V _{GS} , I _D = 250μA |
| g _{fs} | Forward Transconductance | 23 | — | — | S | V _{DS} = 25V, I _D = 34A ⑥ |
| I _{DSS} | Drain-to-Source Leakage Current | — | — | 25 | μA | V _{DS} = 30V, V _{GS} = 0V |
| | | — | — | 250 | | V _{DS} = 24V, V _{GS} = 0V, T _J = 150°C |
| I _{GSS} | Gate-to-Source Forward Leakage | — | — | 100 | nA | V _{GS} = 20V |
| | Gate-to-Source Reverse Leakage | — | — | -100 | | V _{GS} = -20V |
| Q _g | Total Gate Charge | — | — | 50 | nC | I _D = 34A |
| Q _{gs} | Gate-to-Source Charge | — | — | 14 | | V _{DS} = 24V |
| Q _{gd} | Gate-to-Drain ("Miller") Charge | — | — | 28 | | V _{GS} = 4.5V, See Fig. 6 and 13 ④⑥ |
| t _{d(on)} | Turn-On Delay Time | — | 9.0 | — | ns | V _{DD} = 15V |
| t _r | Rise Time | — | 210 | — | | I _D = 34A |
| t _{d(off)} | Turn-Off Delay Time | — | 20 | — | | R _G = 3.4Ω, V _{GS} = 4.5V |
| t _f | Fall Time | — | 54 | — | | R _D = 0.43Ω, See Fig. 10 ④⑥ |
| L _D | Internal Drain Inductance | — | 4.5 | — | nH | Between lead, 6mm (0.25in.) from package and center of die contact |
| L _S | Internal Source Inductance | — | 7.5 | — | |  |
| C _{ISS} | Input Capacitance | — | 1600 | — | pF | V _{GS} = 0V |
| C _{OSS} | Output Capacitance | — | 640 | — | | V _{DS} = 25V |
| C _{RSS} | Reverse Transfer Capacitance | — | 320 | — | | f = 1.0MHz, See Fig. 5 ⑥ |
| C | Drain to Sink Capacitance | — | 12 | — | | f = 1.0MHz |

Source-Drain Ratings and Characteristics

| | Parameter | Min. | Typ. | Max. | Units | Conditions |
|-----------------|---|------|------|------|-------|--|
| I _S | Continuous Source Current (Body Diode) | — | — | 38 | A | MOSFET symbol showing the integral reverse p-n junction diode.  |
| I _{SM} | Pulsed Source Current (Body Diode) ①⑥ | — | — | 220 | | |
| V _{SD} | Diode Forward Voltage | — | — | 1.3 | V | T _J = 25°C, I _S = 23A, V _{GS} = 0V ④ |
| t _{rr} | Reverse Recovery Time | — | 81 | 120 | ns | T _J = 25°C, I _F = 34A |
| Q _{rr} | Reverse Recovery Charge | — | 210 | 310 | nC | di/dt = 100A/μs ④⑥ |

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- ② V_{DD} = 15V, starting T_J = 25°C, L = 300μH
R_G = 25Ω, I_{AS} = 34A. (See Figure 12)
- ③ I_{SD} ≤ 34A, di/dt ≤ 140A/μs, V_{DD} ≤ V_{(BR)DSS},
T_J ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%.
- ⑤ t = 60s, f = 60Hz
- ⑥ Uses IRL3103 data and test conditions




Fig 1. Typical Output Characteristics,
 $T_J = 25^\circ\text{C}$




Fig 2. Typical Output Characteristics,
 $T_J = 175^\circ\text{C}$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFETS


IRLI3103



Package Outline


TO-220 Fullpak Outline

Dimensions are shown in millimeters (inches)



Part Marking Information

TO-220 Fullpak



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331

EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 713215

IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897

IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ku, Tokyo, Japan 171 Tel: ++ 81 3 3983 0641

IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: ++ 65 221 8371

Data and specifications subject to change without notice. 11/95