

## Preliminary

## Overview

The LC75710NE series products are dot matrix VFD controller／driver LSIs that display characters，numbers， and symbols．These LSIs generate dot matrix VFD drive signals based on serial data sent from a microprocessor， and allow display systems to be implemented easily using the built－in character generator ROM and RAM．
The LC75710NE series products are fabricated in a CMOS process and can contribute to achieving low－power operation in user applications．

## Features

－ $5 \times 7$ dot matrix VFD display controller／driver （Driver outputs can be connected directly to VFD devices：pull－down resistors are not required．）
－Display technique：Dynamic lighting technique
－Display digits： 1 to 16 digits（programmable）
－Display control data
CGROM： $5 \times 7$ dots， 160 characters
CGRAM： $5 \times 7$ dots， 8 characters
ADRAM： $16 \times 8$ bits
DCRAM： $64 \times 8$ bits
－Instruction functions
Display on／off control
Display shift
Display blink
Intensity adjustment（dimmer）
－Serial data input（DI，CL，and CE pins）
－Built－in reset circuit
－64－pin flat package

## Differences between the LC75710NE， LC75711NE，and LC75712E

－The data in the built－in character generator ROM （CGROM）differs between these products．All other functions are identical．

## Package Dimensions

unit：mm
3159－QFP64E

－Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability，such as life－support systems，aircraft＇s control systems，or other applications whose failure can be reasonably expected to result in serious physical and／or material damage．Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications．

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed，even momentarily，rated values（such as maximum ratings，operating condition ranges，or other parameters）listed in products specifications of any and all SANYO products described or contained herein．

## Pin Assignment and Sample Application Circuit



Specifications
Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $V_{\text {DD }}$ max | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{\mathrm{FL}}$ max | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{V}_{\mathrm{DD}}-55$ to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| Input voltage | $\mathrm{V}_{\text {IN }} 1$ | OSCI | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {IN }} 2$ | DI, CL, CE, RES | -0.3 to +6.5 |  |
| Output current | lout ${ }^{1}$ | AM1 to AM35 | 1 | mA |
|  | Iout ${ }^{2}$ | AA1 to AA3 | 10 |  |
|  | $\mathrm{l}_{\text {OUT }}{ }^{3}$ | AA4 to AA8, G1 to G16 | 20 |  |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 85^{\circ} \mathrm{C}$, with up to $70 \%$ of the AM1 to AM35 outputs driven | 400 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -50 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ | $V_{D D}$ | 4.5 | 5.0 | 5.5 | V |
|  | $V_{F L}$ | $V_{F L}$ | $\mathrm{V}_{\mathrm{DD}}-50$ |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| Input high level voltage | $\mathrm{V}_{\mathrm{H}}{ }^{1}$ | DI, CL, CE | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{HH}^{2}}$ | RES | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | 5.5 |  |
|  | $\mathrm{V}_{1 \mathrm{H}^{3}}$ | OSCI | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ |  |
| Input low level voltage | $\mathrm{V}_{\mathrm{IL}} 1$ | DI, CL, CE | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | RES, OSCI | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| Guaranteed oscillator range | $\mathrm{f}_{\text {OSC }}$ | OSCI, OSCO | 1.0 | 2.7 | 3.5 | MHz |
| Recommended external resistor | $\mathrm{R}_{\text {OSC }}$ | OSCI, OSCO |  | 10 |  | $\mathrm{k} \Omega$ |
| Recommended external capacitor | Cosc | OSCI, OSCO |  | 30 |  | pF |
| Minimum reset pulse width | ${ }^{\text {t WRES }}$ | $\overline{\mathrm{RES}}$ | 1 |  |  | $\mu \mathrm{s}$ |
| Low level clock pulse width | $t_{ø L}$ | CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| High level clock pulse width | $\mathrm{t}_{\varnothing \mathrm{H}}$ | CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\mathrm{DS}}$ | DI, CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| Data hold time | $t_{\text {DH }}$ | DI, CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE wait time | $\mathrm{t}_{\mathrm{CP}}$ | CE, CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE setup time | ${ }^{\text {t }}$ CS | CE, CL | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE hold time | ${ }^{\text {t }} \mathrm{CH}$ | CE, CL | 0.5 |  |  | $\mu \mathrm{s}$ |

Electrical Characteristics within the Allowable Operating Ranges

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level current | $\mathrm{I}_{\mathrm{H}}$ | DI, CL, CE, $\overline{\text { RES, }}$ OSCI: Vi $=5.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input low level current | ILL | DI, CL, CE, RES, OSCI: Vi $=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | AM1 to $\mathrm{AM} 35: \mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | $V_{D D}-1.0$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | AA1 to AA3: $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | AA4 to AA8, G1 to G16: $\mathrm{I}_{\mathrm{O}}=20 \mathrm{~mA}$ | $V_{D D}-2.0$ |  |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{4}$ | OSCO: $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  | $\mathrm{V}_{\mathrm{DD}}$ |  |
| Output low level voltage | $\mathrm{V}_{\mathrm{OL}}$ | OSCO: $\mathrm{I}_{\mathrm{O}}=-0.5 \mathrm{~mA}$ | 0 |  | 2.0 | V |
| Output off voltage | $\mathrm{V}_{\text {OFF }}$ | AM1 to AM35, AA1 to AA8, G1 to G16: $\mathrm{V}_{\mathrm{FL}}=\mathrm{V}_{\mathrm{DD}}-50 \mathrm{~V}$ |  |  | $\mathrm{V}_{\mathrm{DD}}-49$ | V |
| Pull-down resistors | $\mathrm{R}_{1}$ | AM1 to AM35: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{FL}}=48 \mathrm{~V}$ | 140 |  | 650 | k $\Omega$ |
|  | $\mathrm{R}_{2}$ | AA1 to AA8, G1 to G16: $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{FL}}=48 \mathrm{~V}$ | 70 |  | 325 |  |
| Oscillator frequency | $\mathrm{f}_{\text {OSC }}$ | $\mathrm{R}=10 \mathrm{k} \Omega, \mathrm{C}=30 \mathrm{pF}$ | 2.16 | 2.7 | 3.24 | MHz |
| Hysteresis voltage | $\mathrm{V}_{\mathrm{H}}$ | DI, CL, CE | 0.5 |  |  | V |
| Supply current | $\mathrm{I}_{\mathrm{DD}}$ | Outputs open, $\mathrm{f}_{\mathrm{OSC}}=2.7 \mathrm{MHz}, \mathrm{V}_{\mathrm{FL}}=\mathrm{V}_{\mathrm{DD}}-50 \mathrm{~V}$ |  |  | 5 | mA |

Note: Since this IC incorporates high voltage ports it is easily damaged by static discharges. Therefore, extra care is required when handling this IC.

## Block Diagram



Pin Functions

| Pin | No. | Pin circuit | Function |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | 1 |  | Logic block power supply: +5 V (typical) |
| $\mathrm{V}_{\text {SS }}$ | 1 |  | Logic block power supply: ground |
| $\mathrm{V}_{\mathrm{FL}}$ | 1 |  | Driver block power supply |
| $\begin{aligned} & \mathrm{DI} \\ & \mathrm{CL} \\ & \mathrm{CE} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ |  | Serial data interface <br> DI: Transfer data <br> CL: Synchronization clock <br> CE: Chip enable |
| $\begin{aligned} & \text { OSCI } \\ & \text { OSCO } \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |  | External oscillator RC circuit connections |
| $\overline{\mathrm{RES}}$ | 1 |  | System reset input |
| AM1 to AM35 AA1 to AA3 | 38 | VDD | Anode outputs <br> Pull-down resistors are built in. |
| AA4/G16 <br> AA5/G15 <br> AA6/G14 <br> AA7/G13 <br> AA8/G12 | 5 | $\mathfrak{k}$ | Anode/grid outputs <br> These pins function as grid output pins when the number of displayed digits is selected to be between 12 and 16 digits with the "Grid register load" instruction. <br> Pull-down resistors are built in. |
| G1 to G11 | 11 |  | Grid outputs Pull-down resistors are built in. |
| TEST | 1 |  | LSI testing <br> This pin must be connected to $\mathrm{V}_{\mathrm{SS}}$ during normal operation. |

## Block Functions

1. AC (address counter)

AC is a counter that provides addresses for DCRAM and ADRAM.
The address is modified automatically by internal operations to maintain the VFD display state.
2. DCRAM (data control RAM)

DCRAM is RAM that holds the display data, which is expressed as 8 -bit character codes. (These character codes are converted to $5 \times 7$ dot matrix patterns using the CGROM and CGRAM memories.) DCRAM has a capacity of $64 \times 8$ bits, and can hold the data for 64 characters. The relationship between the 6-bit DCRAM address in AC and the display position on the VFD display is described below.

- When the DCRAM address in AC is $00_{\mathrm{H}}$ ( 16 digits displayed)

| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 0 F | 0 E | OD | 0 C | 0 B | 0 A | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |

However, the DCRAM address moves as follows when a display shift is performed by specifying MDATA.

| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 10 | 0 F | 0 E | 0 D | 0 C | 0 B | 0 A | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 |


| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DCRAM address (hexadecimal) | 0 E | 0 D | 0 C | 0 B | 0 A | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | 3 F |

Note: The 6-bit DCRAM addresses are expressed in hexadecimal.
3. ADRAM (additional data RAM)

ADRAM is RAM used to store ADATA display data. ADRAM has a $16 \times 8$-bit capacity and the stored display data is output directly without using CGROM and CGRAM. The relationship between the 4-bit ADRAM address in AC and the display position on the VFD display is described below.

- When the ACRAM address in AC is $0_{\mathrm{H}^{\cdot}}$ ( 16 digits displayed)

| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

However, the ADRAM address moves as follows when a display shift is performed by specifying ADATA.

| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | 0 | F | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |


| Display digit | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADRAM address (hexadecimal) | E | D | C | B | A | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | F |

Note: DCRAM and ADRAM addresses are expressed in hexadecimal.


Example: When the DCRAM address is $3 \mathrm{E}_{\mathrm{H}}$.

| DA5 | DA4 | DA3 | DA2 | DA1 | DA0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 |

4. CGROM (character generator ROM)

CGROM is ROM that is used to generate the 160 different $5 \times 7$ dot matrix character patterns. It has a capacity of $160 \times 35$ bits. When 8 -bit character codes are written to DCRAM, the CGROM character pattern corresponding to this 8-bit character code is displayed at the VFD display position corresponding to the DCRAM address in AC.
Tables 3 to 5 show the correspondence between the character codes and the character patterns.
5. CGRAM (character generator RAM)

CGRAM is RAM to which user programs can write arbitrary data. Up to eight $5 \times 7$ dot matrix character patterns can be stored in the CGRAM. CGRAM has a capacity of $8 \times 35$ bits.
To display a character pattern stored in CGRAM, write one of the character codes shown at the left of tables 3 to 5 to DCRAM. The CGRAM character pattern will be displayed at the VFD position corresponding to the DCRAM address in AC.

## Reset Function

The LC75710NE series accepts a reset when a low level is applied to the $\overline{\mathrm{RES}}$ pin. On a reset the LC75710NE series creates a display with all VFD lamps turned off. However, note that the values in DCRAM, ADRAM, and CGRAM, as well as the values of the duty cycle register (intensity) and the grid register (number of digits) are undefined following a reset. Therefore, before turning on display with a display on/off control instruction, these values must be initialized. In particular, the following instructions must be executed when power is first applied.

- Display blink
- DCRAM data write
- ADRAM data write (if ADRAM is used)
- CGRAM data write (if CGRAM is used) Initial state settings
- Set AC address
- Grid register load
- Intensity adjustment (dimmer)

After executing the above instructions the display must be turned on by executing a "Display on/off control" instruction.
Note that incorrect display may occur if the number of displayed digits and the intensity are not set up in advance. This can occur in cases where a display on/off control instruction is executed before the grid register load and intensity adjustment instructions are executed. To prevent this problem, always execute the following three instructions together as a single set.

- Grid register load
- Intensity adjustment (dimmer)
- Display on/off control


## Data Input

1. Serial control data consists of an 8 -bit address and a 24 -bit instruction. The address is used as a chip select function when multiple ICs are connected to the same bus. The table shows the address for the LC75710NE series.

| Address |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B0 | B1 | B2 | B3 | A0 | A1 | A2 | A3 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |

Note: Only one instruction, the "CGRAM data write" instruction, consists of 56 bits. See Table 1 for instruction code details.
2. DI, CL, CE signal timing


Data is acquired on the rising edge of the CL signal and latched on the falling edge of the CE signal. When the microprocessor sends multiple instructions to the LC75710NE series, it must wait long enough for the LC75710NE series to complete the execution of each instruction before sending the next instruction.
Table 1 Instruction Table


[^0]
2. The table below shows the structure of the CGRAM data write instruction.

3. $\mathrm{f}_{\mathrm{OSC}}=2.7 \mathrm{MHz}$

## Detailed Instruction Descriptions

1. Display blink $\qquad$ <Blinks the display.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 1 | 0 | 1 | M | A | BC2 | BC1 | BC0 | G16 | G15 | G14 | G13 | G12 | G11 | G10 | G9 | G8 | G7 | G6 | G5 | G4 | G3 | G2 | G1 |

M, A: Data that specifies the blinking operation

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Neither MDATA nor ADATA blinks. |
| 0 | 1 | Only ADATA blinks. |
| 1 | 0 | Only MDATA blinks. |
| 1 | 1 | Both ADATA and MDATA blink. |

BC 0 to BC 2 : Blink period setting

| BC2 | BC1 | BC0 | HEX | Blink Period (s) ${ }^{* 1}$ <br> (when fosc is 2.7 MHz ) |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | Blink operation is stopped. |
| 0 | 0 | 1 | 1 | 0.1 |
| 0 | 1 | 0 | 2 | 0.2 |
| 0 | 1 | 1 | 3 | 0.3 |
| 1 | 0 | 0 | 4 | 0.4 |
| 1 | 0 | 1 | 5 | 0.5 |
| 1 | 1 | 0 | 6 | 0.8 |
| 1 | 1 | 1 | 7 | 1.0 |

G1 to G16: Blinking digit specification
Each bit Gn (where n is an integer between 1 and 16) specifies that blinking be applied to grid output pin Gn when the corresponding bit Gn is 1 .
This instruction is used to specify the blinking operation. Not only can an arbitrary digit be specified, but MDATA and ADATA can also be specified. There are also seven blinking periods.
Note: 1. When the blinking period needs to be controlled precisely the display should be blinked by repeatedly turning the display on and off using the display on/off control instruction.
2. Display on/off control $\qquad$ .<Turns the display on or off.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 1 | * | M | A | $\bigcirc$ | G16 | G15 | G14 | G13 | G12 | G11 | G10 | G9 | G8 | G7 | G6 | G5 | G4 | G3 | G2 | G1 |

*: Don't care.
M, A: Specifies the data to be turned on or off.

| M | A | Display operating state |
| :---: | :---: | :--- |
| 0 | 0 | Both MDATA and ADATA turn off. |
| 0 | 1 | Only ADATA turns on. |
| 1 | 0 | Only MDATA turns on. |
| 1 | 1 | Both ADATA and MDATA turn on. |

O: On/off control

| O | Display state |  |
| :---: | :--- | :--- |
| 0 | Off |  |
| 1 | On |  |

When the display is turned off with an O value of 0 , the data can be displayed immediately with an O value of 1 since the display data remains in DCRAM.

G1 to G16: Display digit specification
Each bit Gn (where n is an integer between 1 and 16) specifies that the corresponding grid output pin Gn be turned on when that bit $(\mathrm{Gn})$ is 1 .
This instruction is used to specify the display on/off control operation. Not only can an arbitrary digit be specified, but MDATA and ADATA can also be specified.
3. Display shift $\qquad$ <Shifts the display.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 1 | 0 | * | M | A | R/L | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * |

*: Don't care.
M, A: Specifies the data to be shifted.

| M | A | Shift operating state |
| :---: | :---: | :--- |
| 0 | 0 | Neither MDATA nor ADATA are shifted. |
| 0 | 1 | Only ADATA is shifted. |
| 1 | 0 | Only MDATA is shifted. |
| 1 | 1 | Both MDATA and ADATA are shifted. |

R/L: Shift direction specification

| R/L | Shift direction |  |
| :---: | :--- | :--- |
| 0 | Right shift |  |
| 1 | Left shift |  |

4. Grid register load $\qquad$ . $<$ Specifies the number of digits displayed.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 0 | 1 | 1 | GN3 | GN2 | GN1 | GN0 | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * | * |

*: Don't care.
GN0 to GN3: Displayed digits specification

| GN3 | GN2 | GN1 | GN0 | HEX | Digits Controlled |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 0 | G1 to G16 |
| 0 | 0 | 0 | 1 | 1 | G1 |
| 0 | 0 | 1 | 0 | 2 | G1 to G2 |
| 0 | 0 | 1 | 1 | 3 | G1 to G3 |
| 0 | 1 | 0 | 0 | 4 | G1 to G4 |
| 0 | 1 | 0 | 1 | 5 | G1 to G5 |
| 0 | 1 | 1 | 0 | 6 | G1 to G6 |
| 0 | 1 | 1 | 1 | 7 | G1 to G7 |
| 1 | 0 | 0 | 0 | 8 | G1 to G8 |
| 1 | 0 | 0 | 1 | 9 | G1 to G9 |
| 1 | 0 | 1 | 0 | A | G1 to G10 |
| 1 | 0 | 1 | 1 | B | G1 to G11 |
| 1 | 1 | 0 | 0 | C | G1 to G12 |
| 1 | 1 | 0 | 1 | D | G1 to G13 |
| 1 | 1 | 1 | 0 | E | G1 to G14 |
| 1 | 1 | 1 | 1 | F | G1 to G15 |

The AA4/G16, AA5/G15, AA6/G14, AA7/G13, and AA8/G12 anode/grid output pins function as grid output pins if between 12 and 16 digits are selected. Also, this instruction must be executed prior to turn the display on since the value of the grid register is undefined immediately after power is applied.
5. Set AC address <Specifies the DCRAM and ADRAM addresses for AC.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 0 | RA3 | RA2 | RA1 | RA0 | * | * | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 | * | * | * | * | * | * | * | * |

*: Don't care.
DA0 to DA5: DCRAM address
DA0.
LSB (least significant bit)
DA5. .MSB (most significant bit)

RA0 to RA3: ADRAM address
RA0LSB

RA3

MSB

This instruction loads the 6-bit DA0 to DA5 DCRAM address and the 4-bit RA0 to RA3 ADRAM address into AC.
6. Intensity adjustment $\qquad$ <Adjusts the VFD intensity.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 0 | 1 | * | * | * | * | DC7 | DC6 | DC5 | DC4 | DC3 | DC2 | DC1 | DC0 | * | * | * | * | * | * | * | * |

*: Don't care.
DC0 to DC7: Duty cycle data (intensity adjustment data)
DC0. $\qquad$ LSB
DC7. MSB

The data in the 8 bits DC0 to DC7 sets the VFD intensity to one of 240 levels. Since the value in the duty cycle register is undefined immediately after power is applied, the display intensity is not determined at that point. Therefore, applications must execute this instruction before turning on the display. Applications can adjust the intensity using the duty cycle register and grid register. The duty cycle register value sets the pulse width (A) and the grid register value sets the period (B). See Figure 3 for the grid timing chart details.

Gn

7. DCRAM data write <Specifies the DCRAM address and stores data at that address.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 1 | 0 | * | * | * | * | * | * | DA5 | DA4 | DA3 | DA2 | DA1 | DA0 | AC7 | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |

*: Don't care.
DA0 to DA5: DCRAM address
DA0. .LSB
DA5. .MSB

AC0 to AC7: DCRAM write data (character code)
AC0 .LSB
AC7. .MSB

This instruction writes the 8 bits of data AC0 to AC7 to DCRAM. This data is a character code (see Tables 3 to 5) and is converted to $5 \times 7$ dot matrix display data using CGROM and CGRAM.
8. ADRAM data write $\qquad$ <Specifies the ADRAM address and stores data at that address.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 | D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 0 | 1 | 1 | 1 | RA3 | RA2 | RA1 | RAO | AD8 | AD7 | AD6 | AD5 | AD4 | AD3 | AD2 | AD1 | * | * | * | * | * | * |  | * |

*: Don't care.
RA0 to RA3: ADRAM address
RA0.
..LSB
RA3.
..MSB

## AD1 to AD8: ADATA display data

There are 8 bits of additional display data, referred to as ADATA, in addition to the $5 \times 7$ dot matrix of display data (MDATA). This data is used to generate arbitrary dot patterns without using CGROM or CGRAM. The figures show the correspondence between these data types. In particular, when $\mathrm{ADn}=1$ (where n is an integer between 1 and 8 ), the $\operatorname{dot}$ AAn will be turned on.


| ADATA | Corresponding output pin |
| :---: | :--- |
| AD1 | AA1 |
| AD2 | AA2 |
| AD3 | AA3 |
| AD4 | AA4/G16 |
| AD5 | AA5/G15 |
| AD6 | AA6/G14 |
| AD7 | AA7/G13 |
| AD8 | AA8/G12 |

9. CGRAM data write <Specifies the CGRAM address and stores data at that address.>

| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D55 | D54 | D53 | D52 | D51 | D50 | D49 | D48 | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |
| 1 | 0 | 0 | 0 | * | * | * | * | CA7 | CA6 | CA5 | CA4 | CA3 | CA2 | CA1 | CA0 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D39 | D38 | D37 | D36 | D35 | D34 | D33 | D32 | D31 | D30 | D29 | D28 | D27 | D26 | D25 | D24 |
| * | * | * | * | * | CD35 | CD34 | CD33 | CD32 | CD31 | CD30 | CD29 | CD28 | CD27 | CD26 | CD25 |


| Code |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D23 D22 | D21 | D20 | D19 | D18 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 |
| CD24 CD23 | CD22 | CD21 | CD20 | CD19 | CD18 | CD17 | CD16 | CD15 | CD14 | CD13 | CD12 | CD11 | CD10 | CD9 |


| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| CD8 | CD7 | CD6 | CD5 | CD4 | CD3 | CD2 | CD11 |

*: Don't care.
CA0 to CA7: CGRAM address
CA0.
.LSB

CA7.
MSB
CD1 to CD35: CGRAM write data ( $5 \times 7$ dot matrix display data)
The bit CDn (where $n$ is an integer between 1 and 35), corresponds to the AMn dot display data. The figure below shows the positional relationship for this display data.


## Usage Notes

1. Power supply sequence

The sequences shown below must be followed when turning the power supply on and off. (See Figure 1.)
Power on: Logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) on $\rightarrow$ Driver block power supply $\left(\mathrm{V}_{\mathrm{FL}}\right)$ on $\rightarrow$ Display on (by the execution of a display on/off control instruction)
Power off: Display off (by the execution of a display on/off control instruction) $\rightarrow$ Driver block power supply $\left(\mathrm{V}_{\mathrm{FL}}\right)$ off $\rightarrow$ Logic block power supply ( $\mathrm{V}_{\mathrm{DD}}$ ) off


Fig. 1 Power Supply Sequence
2. Anode output pins

The anode output pins AM1 to AM35 are used as the anode outputs that form the $5 \times 7$ dot matrix due to output current considerations. We recommend using the anode output pins AA1 to AA8 for other anode output functions. If the anode waveform is distorted and the VFD glows slightly (smearing) due to the VFD panel used or wiring considerations, try using a lower oscillator frequency. Refer to Figure 2 when determining the oscillator frequency.


Fig. 2 Oscillator Frequency


Fig. 3 Grid Timing Chart (16 display digits)

Table 2 Instruction/Display Correspondence (LC75710NE)

| No. | Instruction (hexadecimal) | Display | Operation |
| :---: | :---: | :---: | :---: |
| 1 | Power application (Initialization with the $\overline{\mathrm{RES}} \mathrm{pin}$ ) |  | Initializes the IC. <br> The display will be in the off state. |
| 2 | DCRAM data write $6 \quad * \quad 0 \quad 0 \quad 2 \quad 0$ |  | Writes display data " " to DCRAM address 00H. |
| 3 | DCRAM data write $6 \quad * \quad 0 \quad 1 \quad 4 \quad \mathrm{~F}$ | $\square$ | Writes display data "O" to DCRAM address 01H. |
| 4 | DCRAM data write $6 \quad * \quad 0 \quad 2 \quad 5 \quad 9$ |  | Writes display data "Y" to DCRAM address 02H. |
| 5 | DCRAM data write $6 \quad * \quad 0 \quad 3 \quad 4 \quad E$ |  | Writes display data " N " to DCRAM address 03 H . |
| 6 | DCRAM data write $\begin{array}{llllll} 6 & * & 0 & 4 & 4 & 1 \end{array}$ |  | Writes display data "A" to DCRAM address 04H. |
| 7 | DCRAM data write $6 \quad * \quad 0 \quad 5 \quad 5 \quad 3$ |  | Writes display data " S " to DCRAM address 05 H . |
| 8 | $$ |  | Writes display data " " to DCRAM address 06H. |
| 9 | DCRAM data write $\begin{array}{llllll} 6 & * & 0 & 7 & 2 & 0 \end{array}$ |  | Writes display data " " to DCRAM address 07H. |
| 10 | $$ | $\square$ | Writes display data "I' to DCRAM address 3DH. |
| 11 | DCRAM data write $6 \quad * \quad 3 \quad E \quad 5 \quad 3$ |  | Writes display data "S" to DCRAM address 3EH. |
| 12 | DCRAM data write $6 \quad * \quad 3 \quad \mathrm{~F} \quad 4 \quad \mathrm{C}$ |  | Writes display data "L" to DCRAM address 3FH. |
| 13 | Grid register load $\begin{array}{llllll} 3 & 8 & * & * & * & * \end{array}$ |  | Specifies that the display has 8 digits. |
| 14 | Intensity adjustment $5 \quad * \quad \mathrm{~F} \quad \mathrm{~F} \quad * \quad *$ |  | Sets the VFD intensity to the maximum. |
| 15 | $\begin{aligned} & \text { Display on/off control } \\ & \begin{array}{c} 1 \\ 1 \end{array} 0 \quad 0 \quad \mathrm{~F} \end{aligned}$ | S A Y O | Turns on the VFD for only the digits G1 to G8 in MDATA. |
| 16 | Display shift $25 \quad * \quad * \quad * \quad *$ | S ANYO L | Shifts the display (MDATA only) to the left. |
| 17 | Display shift $25 \quad * \quad * \quad * \quad *$ | S A N Y O L S | Shifts the display (MDATA only) to the left. |
| 18 | Display shift $25 \quad * \quad * \quad * \quad *$ | A N Y O L S I | Shifts the display (MDATA only) to the left. |
| 19 | Set AC address $4 \begin{array}{lllll} 4 & * & 0 & 0 & * \end{array}$ | S AN Y O | Returns the display to the original state. |

[^1]Note: The example above assumes the use of an 8 digit $5 \times 7$ dot matrix VFD, and CGRAM and ADRAM are not used.

Table 3 LC75710NE CGROM（Version for use in USA and Japan）

| Lower 4 bits | $\begin{aligned} & \text { MSB } \\ & 0000 \end{aligned}$ | 0010 |  | 0011 |  | 0100 |  | 0101 |  | 0110 |  | 0111 |  | 1010 |  | 1011 |  | 1100 |  | 1101 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{rl} 0 & 0 \\ & 0 \\ & \text { LSB } \end{array}$ | CG RAM（1） |  |  | 0 |  | ＠ |  | $P$ |  | \} |  | p |  |  |  | － |  | 夕 |  | ミ |  |
| 0001 | （2） | ！ |  | 1 |  | A |  | Q |  | a |  | a |  | － |  | ア |  | チ |  | 4 |  |
| 0010 | （3） | ＂ |  | 2 |  | B |  | $R$ |  | b |  | $r$ |  | 「 |  | イ |  | ツ |  | $x$ |  |
| 0011 | （4） | \＃ |  | 3 |  | C |  | S |  | C |  | S |  | 」 |  | ウ |  | テ |  | モ |  |
| 0100 | （5） | \＄ |  | 4 |  | D |  | T |  | d |  | t |  |  |  | 工 |  | ト |  | $ヤ$ |  |
| 0101 | （6） | \％ |  | 5 |  | E |  | $\cup$ |  | e |  | $u$ |  | ． |  | 才 |  | ナ |  | 工 |  |
| 0110 | （7） | \＆ |  | 6 |  | F |  | V |  | f |  | V |  | 7 |  | 力 |  | 二 |  | $\exists$ |  |
| 0111 | （8） | ， |  | 7 |  | G |  | W |  | g |  | W |  | ア |  | キ |  | ヌ |  | ラ |  |
| 1000 |  | C |  | 8 |  | H |  | $x$ |  | h |  | X |  | イ |  | ク |  | ネ |  | リ |  |
| 1001 |  | ） |  | 9 |  | 1 |  | Y |  | i |  | Y |  | ウ |  | ケ |  | ノ |  | ル |  |
| 1010 |  | ＊ |  | $:$ |  | $\checkmark$ |  | Z |  | j |  | Z |  | I |  | コ |  | 八 |  | $レ$ |  |
| 1011 |  | ＋ |  | ； |  | K |  | 「 |  | k |  | \} |  | オ |  | サ |  | ヒ |  | $\square$ |  |
| 1100 |  | ， |  | $<$ |  | L |  | ¥ |  | 1 |  | 1 |  | ヤ |  | シ |  | 7 |  | 7 |  |
| 1101 |  | － |  | $=$ |  | M |  | ］ |  | m |  | \} |  | ユ |  | ス |  | $\wedge$ |  | ン |  |
| 1110 |  |  |  | ＞ |  | N |  | $\wedge$ |  | $\cdots$ |  | $\rightarrow$ |  | $\exists$ |  | セ |  | ホ |  | ： |  |
| 1111 |  | 1 |  | ？ |  | O |  |  |  | O |  | $\leftarrow$ |  | ツ | $\square$ | ソ |  | マ |  | － |  |

Note：The character pattern（output data）is undefined if the character codes $00001000_{\mathrm{B}}$ to $00011111_{\mathrm{B}}, 10000000_{\mathrm{B}}$ to $10011111_{\mathrm{B}}$, or $^{11100000_{\mathrm{B}}}$ to $11111111_{\mathrm{B}}$ are written to DCRAM．

Table 4 LC75711NE CGROM (Version for use in Europe)


Note: The character pattern (output data) is undefined if the character codes $00001000_{\mathrm{B}}$ to $00011111_{\mathrm{B}}$ or $11000000_{\mathrm{B}}$ to $11111111_{\mathrm{B}}$ are written to DCRAM.

Table 5 LC75712E CGROM（Version for use in Europe）

| Upper <br> Lower <br> 4 bits | $\begin{aligned} & \text { MSB } \\ & 0000 \end{aligned}$ | $0010$ |  | 0011 |  | 0100 |  | 0101 |  | 0110 |  | 0111 |  | 1000 |  | 1001 |  | 1010 |  | 1011 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{rl} 0 & 0 \\ & 0 \\ & \text { LSB } \\ \hline \end{array}$ | CG <br> RAM（1） |  |  | 0 |  | ＠ |  | $P$ |  | II |  | P |  | á |  | Ä |  | Á |  | $\tilde{A}$ |  |
| 0001 | （2） | ！ |  | 1 |  | A |  | Q |  | a | 器品品品 | a |  | à |  | ä |  | À |  | ã |  |
| 0010 | （3） | ＂ |  | 2 |  | B |  | $R$ |  | b |  | r |  | é |  | $\ddot{E}$ |  | É |  | A |  |
| 0011 | （4） | \＃ |  | 3 |  | C |  | S |  | C |  | S |  | è |  | ё |  | Ė |  | a |  |
| 0100 | （5） | $\zeta$ |  | 4 |  | D |  | T |  | d |  | t |  | í |  | İ |  | Í |  | $\ldots$ |  |
| 0101 | （6） | \％ |  | 5 |  | E |  | $U$ |  | e |  | U |  | 1 | ｜㗊知品｜ | 1 |  | İ |  | æ | $\square$ |
| 0110 | （7） | \＆ |  | 6 |  | F |  | V |  | $f$ |  | V |  | ó |  | Ö |  | Ó |  | E |  |
| 0111 | （8） | ， |  | 7 |  | G |  | W |  | $g$ |  | W |  | － |  | Ö |  | Ò |  | ce |  |
| 1000 |  | C |  | 8 |  | H |  | $x$ |  | h |  | X |  | ú |  | U |  | Ú |  | O |  |
| 1001 |  | ） |  | 9 |  | 1 |  | Y |  | i |  | y |  | ù |  | ü |  | U |  | O |  |
| 1010 |  | ＊ |  | ： |  | J |  | $z$ |  | j |  | Z |  | N |  | $\tilde{n}$ |  | £ |  | $\div$ |  |
| 1011 |  | $+$ |  | ； |  | K |  | 〔 |  | K |  | \} |  | Ç |  | Ç |  | \＄ |  | － |  |
| 1100 |  | ， |  | ＜ |  | $L$ |  | 1 |  | 1 |  | 1 |  | $\pi$ |  | $\pm$ |  | 4 |  | $\Phi$ |  |
| 1101 |  | － | 品品品品 <br> 品品品 <br> 品品 <br> 品品品 | $=$ |  | M |  | ） |  | m |  | \} |  | B |  | $\mu$ |  | $\uparrow$ |  | $\phi$ |  |
| 1110 |  | ． |  | ＞ |  | N |  | $\wedge$ |  | $n$ |  | － |  | i |  | ن |  | $\rightarrow$ |  | － |  |
| 1111 |  | ／ |  | ？ |  | O |  | － |  | 0 |  | $\square$ |  | U |  | ij |  | $\downarrow$ |  | § |  |

Note：1．The character pattern（output data）is undefined if the character codes $00001000_{\mathrm{B}}$ to $00011111_{\mathrm{B}}$ or $11000000_{\mathrm{B}}$ to $11111111_{\mathrm{B}}$ are written to DCRAM．
2．Both the LC75711NE and the LC75712E are for use in the European market．These products differ in that the LC75712E CGROM takes handling a $5 \times 8$ dot matrix into consideration．In particular，this product allows the AA1 to AA5 anode output pins to be used to form a $5 \times 8$ dot matrix artificially，with the combination of AM1 to AM35 and AA1 to AA5．Adopting this structure allows applications to provide improved display quality for European characters，especially those requiring an umlaut．

■ Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any and all SANYO products described or contained herein fall under strategic products (including services) controlled under the Foreign Exchange and Foreign Trade Control Law of Japan, such products must not be exported without obtaining export license from the Ministry of International Trade and Industry in accordance with the above law.
■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
$\square$ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.


[^0]:    *: Don't care.

[^1]:    * Don't care.

