

## Overview

The LC75741E and LC75741W are $1 / 2$ duty VFD drivers for use in electronic tuning frequency displays controlled by a microcontroller．These products can directly drive VFD displays with up to 106 segments．

## Functions and Features

－ 106 segment outputs
－Noise reduction circuit built into the output drivers．
－Display and dimmer data communication with the controller using the CCB＊format．
－High generality，since display data is displayed directly without decoder intervention
－All segments can be turned off with the $\overline{\mathrm{BLK}}$ pins．
－Package：QFP64E（LC75741E） SQFP64（LC75741W）
Note：＊CCB is Sanyo＇s original bus format with address management for all Sanyo products．

## Package Dimensions

unit：mm
3159－QFP64E

unit：mm
3190－SQFP64


## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{\mathrm{FL}}$ max | $\mathrm{V}_{\mathrm{FL}}$ | -0.3 to +21.0 | V |
| Input voltage | $\mathrm{V}_{1 \times 1} 1$ | DI, CL, CE, BLK | -0.3 to +6.5 | V |
|  | $\mathrm{V}_{1 \mathrm{~N}}{ }^{2}$ | OSCI | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | S1 to S53, G1, G2 | -0.3 to $\mathrm{V}_{\mathrm{FL}}+0.3$ | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | OSCO | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current | $\mathrm{l}_{\text {OUT }}{ }^{1}$ | S1 to S53 | 5 | mA |
|  | $\mathrm{l}_{\text {Out }}{ }^{2}$ | G1, G2 | 60 | mA |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 400 (LC75741E) | mW |
|  |  |  | 300 (LC75741W) | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -50 to +150 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ | $V_{\text {DD }}$ | 4.5 | 5.0 | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{FL}}$ | $\mathrm{V}_{\mathrm{FL}}$ | 8 | 12 | 18 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{H}}{ }^{1}$ | DI, CL, CE, BLK | 0.8 V DD |  | 5.5 | V |
|  | $\mathrm{V}_{1 \mathrm{H}^{2}}$ | OSCI | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ | V |
| Input low level voltage | $\mathrm{V}_{\text {IL }} 1$ | DI, CL, CE, $\overline{\text { BLK }}$ | 0 |  | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  | $\mathrm{V}_{\mathrm{IL}}{ }^{2}$ | OSCI | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Guaranteed oscillator range | $\mathrm{f}_{\text {OSC }}$ | OSCI, OSCO | 0.4 | 1.6 | 3.0 | MHz |
| Recommended external resistance | $\mathrm{R}_{\text {OSC }}$ | OSCI, OSCO |  | 20 |  | k $\Omega$ |
| Recommended external capacitance | $\mathrm{C}_{\text {OSC }}$ | OSCI, OSCO |  | 47 |  | pF |
| Low level clock pulse width | $t_{\text {¢ }}$ | CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| High level clock pulse width | $\mathrm{t}_{\varnothing \mathrm{H}}$ | CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| Data setup time | $\mathrm{t}_{\mathrm{ds}}$ | DI, CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{dh}}$ | DI, CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE wait time | $\mathrm{t}_{\mathrm{cp}}$ | CE, CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE setup time | $\mathrm{t}_{\mathrm{cs}}$ | CE, CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| CE hold time | $\mathrm{t}_{\mathrm{ch}}$ | CE, CL: Figure 1 | 0.5 |  |  | $\mu \mathrm{s}$ |
| $\overline{\mathrm{BLK}}$ switching time | $\mathrm{t}_{\mathrm{c}}$ | $\overline{B L K}, \mathrm{CE}$ : Figure 3 | 10 |  |  | $\mu \mathrm{s}$ |

Electrical Characteristics in the Allowable Operating Ranges

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input high level current | $\mathrm{I}_{\mathrm{H}}$ | DI, CL, CE, $\overline{\mathrm{BLK}}$, OSCI: VI $=5.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input low level current | $\mathrm{I}_{\text {IL }}$ | DI, CL, CE, $\overline{\mathrm{BLK}}, \mathrm{OSCI}: \mathrm{VI}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | S1 to S53: $\mathrm{I}_{\mathrm{O}}=2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{FL}}-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{2}$ | G1, G2: $\mathrm{I}_{\mathrm{O}}=25 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{FL}}-0.6$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{3}$ | G1, G2: $\mathrm{I}=50 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{FL}}-1.3$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{OH}}{ }^{4}$ | OSCO: $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-2.0$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }}{ }^{1}$ | S1 to S53, G1, G2: $\mathrm{I}_{\mathrm{O}}=-5 \mu \mathrm{~A}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.25 | 0.5 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | OSCO: $\mathrm{I}_{0}=-0.5 \mathrm{~mA}$ |  |  | 2.0 | V |
| Oscillator frequency | $\mathrm{f}_{\text {OSC }}$ | $\mathrm{R}_{\text {OSC }}=20 \mathrm{k} \Omega, \mathrm{C}_{\text {OSC }}=47 \mathrm{pF}$ |  | 1.6 |  | MHz |
| Hysteresis voltage | $\mathrm{V}_{\mathrm{H}}$ | DI, CL, CE, BLK |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Current drain | $\mathrm{I}_{\mathrm{DD}}$ | Output open: f OSC $=1.6 \mathrm{MHz}$ |  |  | 10 | mA |

1. When CL is stopped at the low level

2. When CL is stopped at the high level


Figure 1

## Pin Assignment



## Block Diagram



## Pin Functions

| Pin | Pin No. | I/O | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{FL}}$ | 3 | - | Driver block power supply. A voltage of between 8.0 and 18.0 V must be supplied. |
| $\mathrm{V}_{\mathrm{DD}}$ | 60 | - | Logic block power supply. A voltage of between 4.5 and 5.5 V must be supplied. |
| $\mathrm{V}_{\text {SS }}$ | 57 | - | Power supply. Must be connected to ground. |
| $\begin{aligned} & \text { OSCI, } \\ & \text { OSCO } \end{aligned}$ | $\begin{aligned} & 59 \\ & 58 \end{aligned}$ | I/O | Oscillator connections. An oscillator circuit is formed by connecting an external resistor and capacitor at these pins. |
| $\overline{\text { BLK }}$ | 61 | 1 | Display off control input $\begin{aligned} & \overline{\mathrm{BLK}}=\text { low }\left(\mathrm{V}_{\mathrm{SS}}\right) \text { : Display off (S1 to S53, G1 and G2 }=\text { low) } \\ & \overline{\mathrm{BLK}}=\text { high }\left(\mathrm{V}_{\mathrm{DD}}\right) \text { : Display on } \end{aligned}$ <br> Note that serial data transfers are still allowed when display is turned off using this pin. |
| CL | 63 | I | Serial data transfer inputs. Connect to the system microcontroller. <br> CL: Synchronization clock <br> DI: Transfer data <br> CE: Chip enable |
| DI | 64 |  |  |
| CE | 62 |  |  |
| G1, G2 | 1, 2 | O | Digit outputs. The frame frequency $\mathrm{f}_{\mathrm{O}}$ is $\mathrm{f}_{\mathrm{OSC}} / 4096 \mathrm{~Hz}$. |
| S1 to S53 | 56 to 4 | O | Segment outputs for displaying the display data transferred by serial data input. |

## Serial Data Transfer Format

1. When CL is stopped at the low level

2. When CL is stopped at the high level

CE

a


Figure 2
CCB address: Transfer $00100001_{\text {B }}$ as shown in Figure 2.
DM0 to DM9: Dimmer data
This data controls the duty of the G1 and G2 digit output pins, and consists of 10 bits with DM0 being the LSB. Note that the intensity of the display can be adjusted by controlling the duty of the G1 and G2 digit output pins.
SD1 to SD53: Display data for the G1 digit output pin.
$\operatorname{SDn}(\mathrm{n}=1$ to 53$)=1$ : On
SDn $(\mathrm{n}=1$ to 53$)=0$ : Off
SD54 to SD106: Display data for the G2 digit output pin.
SDn ( $\mathrm{n}=54$ to 106 ) $=1$ : On
SDn ( $\mathrm{n}=54$ to 106 ) $=0$ : Off

Correspondence between Display Data (SD1 to SD106) and Segment Output Pins

| Segment output pin | G1 | G2 |
| :---: | :---: | :---: |
| S1 | SD1 | SD54 |
| S2 | SD2 | SD55 |
| S3 | SD3 | SD56 |
| S4 | SD4 | SD57 |
| S5 | SD5 | SD58 |
| S6 | SD6 | SD59 |
| S7 | SD7 | SD60 |
| S8 | SD8 | SD61 |
| S9 | SD9 | SD62 |
| S10 | SD10 | SD63 |
| S11 | SD11 | SD64 |
| S12 | SD12 | SD65 |
| S13 | SD13 | SD66 |
| S14 | SD14 | SD67 |
| S15 | SD15 | SD68 |
| S16 | SD16 | SD69 |
| S17 | SD17 | SD70 |
| S18 | SD18 | SD71 |
| S19 | SD19 | SD72 |
| S20 | SD20 | SD73 |
| S21 | SD21 | SD74 |
| S22 | SD22 | SD75 |
| S23 | SD23 | SD76 |
| S24 | SD24 | SD77 |
| S25 | SD25 | SD78 |
| S26 | SD26 | SD79 |
| S27 | SD27 | SD80 |


| Segment <br> output pin | G1 | G2 |
| :---: | :---: | :---: |
| S28 | SD28 | SD81 |
| S29 | SD29 | SD82 |
| S30 | SD30 | SD83 |
| S31 | SD31 | SD84 |
| S32 | SD32 | SD85 |
| S33 | SD33 | SD86 |
| S34 | SD34 | SD87 |
| S35 | SD35 | SD88 |
| S36 | SD36 | SD89 |
| S37 | SD37 | SD90 |
| S38 | SD38 | SD91 |
| S39 | SD39 | SD92 |
| S40 | SD40 | SD93 |
| S41 | SD41 | SD94 |
| S42 | SD42 | SD95 |
| S43 | SD43 | SD96 |
| S44 | SD44 | SD97 |
| S45 | SD45 | SD98 |
| S46 | SD46 | SD99 |
| S47 | SD47 | SD100 |
| S48 | SD48 | SD101 |
| S49 | SD49 | SD102 |
| S50 | SD50 | SD103 |
| S51 | SD51 | SD104 |
| S52 | SD52 | SD105 |
| S53 | SD53 | SD106 |

For example, the table below lists the segment output states for the S 11 segment output pin.

| Display data |  | Segment output pin (S11) state |
| :---: | :---: | :--- |
| SD11 | SD64 |  |
| 0 | 0 | Both segments for the G1 and G2 digit output pins are off |
| 0 | 1 | Segment for the G2 digit output pin is on |
| 1 | 0 | Segment for the G1 digit output pin is on |
| 1 | 1 | Both segments for the G1 and G2 digit output pins are on |

## $\overline{B L K}$ and the Display Control

Since the LSI internal data (SD1 to SD106 and DM0 to DM9) is undefined when power is first applied, the display is off (S1 to S53, G1 and G2 = low) by setting the $\overline{\mathrm{BLK}}$ pin low at the same time as power is applied. Then, meaningless display at power-on can be prevented by transferring all 144 bits of serial data from the controller while the display is off and setting $\overline{\text { BLK }}$ pin high after the transfer completes. (See Figure 3.)

## Power Supply Sequence

Observe the following sequences when turning the power on and off. (See Figure 3.)

- Power on: Logic block power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ on $\rightarrow$ Driver block power supply $\left(\mathrm{V}_{\mathrm{FL}}\right)$ on
- Power off: Driver block power supply $\left(\mathrm{V}_{\mathrm{FL}}\right)$ off $\rightarrow$ Logic block power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ off


Figure 3
Output Waveforms (S1 to S53)


## Relation between Segment and Digit Outputs



Figure 4

## Description

1. Consider the examples shown in Figure 4, where data is set up so that the segment outputs S1 to S53 output a low level on the G1 digit output timing and a high level on the G2 digit output timing. (Here, the G2 side being lighted)
2. The waveforms for G1 and G2 in example 1 are output when the 10 bits of dimmer data (DM0 to DM9) are set to $3 \mathrm{FE}_{\mathrm{H}}$. The relation between t 1 and the oscillator frequency $\mathrm{f}_{\mathrm{OSC}}$ is:

$$
\mathrm{t} 1=2 / \mathrm{f}_{\mathrm{OSC}}
$$

For example, if foSC is $1.6[\mathrm{MHz}]$ :
$\mathrm{t} 1=2 / 1.6[\mathrm{MHz}]=1.25[\mu \mathrm{~s}]$. Note that t 1 and t 2 will be the same period in example 1.
3. The waveforms for G1 and G2 in example 2 are those when the dimmer data (DM0 to DM9) are set to a smaller value. Although the time t1, which is from the point where digit output falls to segment output changes, does not change, the time t 2 , which is from the point where segment output changes to the time the digit output rises, becomes longer. When the dimmer data (DM0 to DM9) are set to $0 \mathrm{FF}_{\mathrm{H}}$ and $\mathrm{f}_{\mathrm{OSC}}$ is $1.6[\mathrm{MHz}]$,

$$
\text { the frame frequency } \begin{aligned}
\mathrm{f}_{\text {frame }} & =1 /(\mathrm{t} 3 \times 2) \\
& =\mathrm{f}_{\mathrm{OSC}} / 4096 \\
& =391[\mathrm{~Hz}] \\
\text { and } \mathrm{t} 3 & =1.28[\mathrm{~ms}] .
\end{aligned}
$$

Therefore, $\mathrm{t} 2=\frac{(1.28[\mathrm{~ms}]-1.25[\mu \mathrm{~s}] \times 2) \times\left(3 \mathrm{FF}_{\mathrm{H}}-0 \mathrm{FF}_{\mathrm{H}}\right)}{1023}=0.96[\mathrm{~ms}]$.
4. When the dimmer data (DM0 to DM9) are set to an even smaller value, the time $t 2$, which is from the point where segment output changes to the time the digit output rises, becomes even longer, as in example 3 . Note that t 1 does not change here, either.

## Sample Application Circuit



## Usage Notes

1. Segment and digit waveforms

Segment waveform

Digit waveform 1

Digit waveform 2


Figure 5
The segment waveform is distorted by the wiring of the VFD panel used, and furthermore, in the case of being used with essentially no dimming as in the digit waveform 1, as shown in Figure 5, the VFD panel glow dimly. By carefully considering the segment waveform, it can be seen that this problem can be resolved by applying an adequate amount of dimming, as shown in digit waveform 2 . When $\mathrm{f}_{\mathrm{OSC}}$ is $1.6[\mathrm{MHz}]$, we recommend using 10 bits of dimmer data in the range $000_{\mathrm{H}}$ to $3 \mathrm{E} 0_{\mathrm{H}}$.
2. Serial data transfer

Since display data is transferred in two operations as shown in Figure 2, we recommend that all display data be transferred within $30[\mathrm{~ms}]$ to prevent degradation of the visual quality of the displayed image.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

