



ADS8411

SLAS369A - APRIL 2002 - REVISED JUNE 2003

16-BIT, 2 MSPS, UNIPOLAR INPUT, MICRO POWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE AND REFERENCE

FEATURES

- 2-MHz Sample Rate
- 16-Bit NMC Ensured Over Temperature
- Zero Latency
- Unipolar Single-Ended Input Range: 0 V to V_{ref}
- Onboard Reference
- Onboard Reference Buffer
- High-Speed Parallel Interface
- Power Dissipation: 175 mW at 2 MHz Typ
- Wide Digital Supply
- 8-/16-Bit Bus Transfer
- 48-Pin TQFP Package
- ESD Sensitive HBM Capability of 500 V, 1000 V at All Input Pins


APPLICATIONS

- DWDM
- Instrumentation
- High-Speed, High-Resolution, Zero Latency Data Acquisition Systems
- Transducer Interface
- Medical Instruments
- Communication

DESCRIPTION

The ADS8411 is a 16-bit, 2 MHz A/D converter with an internal 4.096-V reference. The device includes a 16-bit capacitor-based SAR A/D converter with inherent sample and hold. The ADS8411 offers a full 16-bit interface and an 8-bit option where data is read using two 8-bit read cycles.

The ADS8411 has a unipolar single-ended input. It is available in a 48-lead TQFP package and is characterized over the industrial –40°C to 85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLAS369A - APRIL 2002 - REVISED JUNE 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

MODEL	MAXIMUM INTEGRAL LINEARITY (LSB)	MAXIMUM DIFFERENTIAL LINEARITY (LSB)	NO MISSING CODES RESOLUTION (BIT)	PACKAGE TYPE	PACKAGE DESIGNATOR	TEMPERA- TURE RANGE	ORDERING INFORMATION	TRANSPORT MEDIA QUANTITY	
1000444	ADS84111		15	48 Pin	PFB	1000 1- 0500	ADS8411IPFBT	Tape and reel 250	
AD584111		-2~3		TQFP		–40°C to 85°C	ADS8411IPFBR	Tape and reel 1000	
	ADS8411IB -3.5 ~ 3.5 -1~2 16 48 Pin TQFP PFB			40	48 Pin			ADS8411IBPFBT	Tape and reel 250
ADS8411IB			–40°C to 85°C	ADS8411IBPFBR	Tape and reel 1000				

NOTE: For the most current specifications and package information, refer to our website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

Mallana	+IN to AGND	-0.4 V to +VA + 0.1 V		
Voltage	-IN to AGND		-0.4 V to 0.5 V	
	+VA to AGND		−0.3 V to 7 V	
Voltage range	+VBD to BDGND		−0.3 V to 7 V	
	+VA to +VBD		−0.3 V to 2.55 V	
Digital input voltage	-0.3 V to +VBD + 0.3 V			
Digital output voltag	-0.3 V to +VBD + 0.3 V			
Operating free-air temperature range, T _A			−40°C to 85°C	
Storage temperature range, T _{Stq}			−65°C to 150°C	
Junction temperatu	re (T _J max)		150°C	
TOED	Powerdissipation		(Т _Ј Мах – Т _Д)/θ _Ј Д	
TQFP package	θ _{JA} thermal imped	ance	86°C/W	
1 41	1	Vapor phase (60 sec)	215°C	
Lead temperature, soldering		Infrared (15 sec)	220°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



SPECIFICATIONS

 $T_A = -40$ °C to 85°C, +VA = 5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 2$ MHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Analog Input		·	•				
Full-scale input voltage (see Note 1)	+ININ	0		V _{ref}	V		
	+IN	-0.2		V _{ref} + 0.2	٠,,		
Absolute input voltage		-IN	-0.2		0.2	V	
Input capacitance				25		pF	
Input leakage current				0.5		nA	
System Performance							
Resolution				16		Bits	
Ma artestan and a	ADS84111		15			D:t-	
No missing codes	ADS8411IB		16			Bits	
Internal Property (see Notice Open IO)	ADS84111		-6	±4	6	LSB	
Integral linearity (see Notes 2 and 3)	ADS8411IB		-3.5	±2	3.5		
Difference the University	ADS8411I		-2	±1	3	LSB	
Differentiallinearity	ADS8411IB		-1	±0.8	2		
Office towns (con Note 4)	ADS8411I		-1.5	±0.5	1.5	mV	
Offset error (see Note 4)	ADS8411IB		-0.75	±0.25	0.75	mV	
Cain away (and Nation 4 and 5)	ADS8411I		-0.15		0.15	٠,	
Gain error (see Notes 4 and 5)	ADS8411IB		-0.098		0.098	%FS	
Noise				60		μV RMS	
DC Power supply rejection ratio	At FFFFh output code, +VA = 4.75 V to 5.25 V, Vref = 4.096 V, See Note 4		2		LSB		
SamplingDynamics							
Conversiontime				360	ns		
Acquisition time		100			ns		
Throughputrate				2	MHz		
Aperture delay			2		ns		
Aperture jitter			25		ps		
Step response				100		ns	
Overvoltage recovery				100		ns	

⁽¹⁾ Ideal input span, does not include gain or offset error.
(2) LSB means least significant bit
(3) This is endpoint INL, not best fit.

⁽⁴⁾ Measured relative to an ideal full-scale input (+IN - IN) of 4.096 V

⁽⁵⁾ This specification does not include the internal reference voltage error and drift.

SLAS369A - APRIL 2002 - REVISED JUNE 2003

SPECIFICATIONS (CONTINUED)

 $T_A = -40^{\circ}\text{C}$ to 85°C, +VA = +5 V, +VBD = 3 V or 5 V, $V_{ref} = 4.096$ V, $f_{SAMPLE} = 2$ MHz (unless otherwise noted)

· ·						
PA	RAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DynamicCharacteristics	3	·				
-	(TUD) (AL (4)	V _{IN} = 4 V _{pp} at 100 kHz		-90		dB
Total harmonic distortion (THD) (see Note 1)		$V_{IN} = 4 V_{pp}$ at 500 kHz		-88.5		dB
Signal-to-noise ratio (SNR)		V _{IN} = 4 V _{pp} at 100 kHz		86		dB
Signal-to-noise + distortio	n (SINAD)	V _{IN} = 4 V _{pp} at 100 kHz		85		dB
0	···· (OEDD)	$V_{IN} = 4 V_{pp}$ at 100 kHz		90		dB
Spurious free dynamic ran	nge (SFDR)	$V_{IN} = 4 V_{pp}$ at 500 kHz		88		dB
-3dB Small signal bandwi	dth			5		MHz
External Voltage Refere	nce Input		•			
Reference voltage at REF	FIN, V _{ref}		3.9	4.096	4.2	V
Reference resistance (see	e Note 2)			500		kΩ
Internal Reference Outp	out					•
Internal reference start-up time		from 95% (+VA), with 1 μ F storage capacitor			120	ms
V _{ref} range		IOUT = 0	4.065	4.096	4.13	V
Source Current		Static load			10	μΑ
Line Regulation		+VA = 4.75 ~ 5.25 V		0.6		mV
Drift		IOUT = 0		36		PPM/C
Digital Input/Output			•			
Logic family				CMOS		
	VIH	I _{IH} = 5 μA	+VBD-1		+VBD + 0.3	
Lasialaval	V_{IL}	I _{IL} = 5 μA	-0.3		0.8	V
Logic level	VOH	I _{OH} = 2 TTL loads	+VBD - 0.6		+VBD	
	VOL	I _{OL} = 2 TTL loads	0		0.4	
Data format				Straight Binary		
Power Supply Requirem	ents					
Danier annual constant	+VBD		2.7	3	5.25	V
Power supply voltage	+VA		4.75	5	5.25	V
+VA Supply current (see Note 3)		f _S = 2 MHz		35	38	mA
Power dissipation (see Note 3)		f _S = 2 MHz		175	190	mW
Temperature Range						
Operatingfree-air			-40		85	°C
1) 0 1 1 1 1 1 1 1 1		•	•			

⁽¹⁾ Calculated on the first nine harmonics of the input frequency

⁽²⁾ Can vary ±20%
(3) This includes only VA+ current. +VBD current is typically 1 mA with 5 pF load capacitance on output pins.



TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = +VBD = 5 V (see Notes 1, 2, and 3)

tCONV tACQ tHOLD tpd1 tpd2 tpd3 tw1 tsu1 tw2	Conversion time Acquisition time Sampling capacitor hold time CONVST low to BUSY high Propagation delay time, end of conversion to BUSY low Propagation delay time, from start of conversion (internal state) to rising edge of BUSY Pulse duration, CONVST low Setup time, CS low to CONVST low	100	360 25 40 15	ns ns ns ns ns
tHOLD tpd1 tpd2 tpd3 tw1 tsu1	Sampling capacitor hold time CONVST low to BUSY high Propagation delay time, end of conversion to BUSY low Propagation delay time, from start of conversion (internal state) to rising edge of BUSY Pulse duration, CONVST low Setup time, CS low to CONVST low	20	40 15	ns ns
tpd1 tpd2 tpd3 tw1 tsu1	CONVST low to BUSY high Propagation delay time, end of conversion to BUSY low Propagation delay time, from start of conversion (internal state) to rising edge of BUSY Pulse duration, CONVST low Setup time, CS low to CONVST low	<u> </u>	40 15	ns
t _{pd2} t _{pd3} t _{w1} t _{su1}	Propagation delay time, end of conversion to BUSY low Propagation delay time, from start of conversion (internal state) to rising edge of BUSY Pulse duration, CONVST low Setup time, CS low to CONVST low	<u> </u>	15	
t _{pd3} t _{w1} t _{su1}	Propagation delay time, from start of conversion (internal state) to rising edge of BUSY Pulse duration, CONVST low Setup time, CS low to CONVST low	<u> </u>		ns
t _{w1}	Pulse duration, CONVST low Setup time, CS low to CONVST low	<u> </u>	15	
^t su1	Setup time, CS low to CONVST low	<u> </u>	15	ns
				ns
t _{w2}		0		ns
	Pulse duration, CONVST high	20		ns
	CONVST falling edge jitter		10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})		ns
t _{w4}	Pulse duration, BUSY signal high		360	ns
^t h1	Hold time, First data bus data transition (RD low, or CS low for read cycle, or BYTE input changes) after CONVST low	40		ns
^t d1	Delay time, CS low to RD low	0		ns
t _{su2}	Setup time, RD high to CS high	0		ns
t _{w5}	Pulse duration, RD low time	50		ns
t _{en}	Enable time, RD low (or CS low for read cycle) to data valid		20	ns
t _{d2}	Delay time, data hold from RD high	0		ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	2	20	ns
t _{w6}	Pulse duration, RD high	20		ns
t _{w7}	Pulse duration, CS high time	20		ns
t _{h2}	Hold time, last RD (or CS for read cycle) rising edge to CONVST falling edge	50		ns
t _{pd4}	Propagation delay time, BUSY falling edge to next RD (or CS for read cycle) falling edge	0		ns
t _{su3}	Setup time, BYTE transition to RD falling edge	0		ns
t _h 3	Hold time, BYTE transition to RD falling edge	0		ns
^t dis	Disable time, RD high (CS high for read cycle) to 3-stated data bus		20	ns
t _{d5}	Delay time, BUSY low to MSB data valid		10	ns
t _{su4}	Byte transition setup time, from BYTE transition to next BYTE transition	50		ns
t _{d6}	Delay time, CS rising edge to BUSY falling edge	50		ns
t _{d7}	Delay time, BUSY falling edge to $\overline{\text{CS}}$ rising edge	50		ns
t _{su(AB)}	Setup time, from the falling edge of $\overline{\text{CONVST}}$ (used to start the valid conversion) to the next falling edge of $\overline{\text{CONVST}}$ (when $\overline{\text{CS}} = 0$ and $\overline{\text{CONVST}}$ used to abort) or to the next falling edge of $\overline{\text{CS}}$ (when $\overline{\text{CS}}$ is used to abort)	60	340	ns

⁽¹⁾ All input signals are specified with $t_{\Gamma} = t_{f} = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. (2) See timing diagrams.

⁽³⁾ All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.

SLAS369A - APRIL 2002 - REVISED JUNE 2003

TIMING CHARACTERISTICS

All specifications typical at -40° C to 85° C, +VA = 5 V, +VBD = 3 V (see Notes 1, 2, and 3)


	PARAMETER	MIN	TYP	MAX	UNIT
tCONV	Conversion time			360	ns
^t ACQ	Acquisition time	100			ns
tHOLD	Sampling capacitor hold time			25	ns
^t pd1	CONVST low to BUSY high			50	ns
t _{pd2}	Propagation delay time, end of conversion to BUSY low			25	ns
tpd3	Propagation delay time, from start of conversion (internal state) to rising edge of BUSY			25	ns
t _{w1}	Pulse duration, CONVST low	20			ns
t _{su1}	Setup time, CS low to CONVST low	0			ns
t _{w2}	Pulse duration, CONVST high	20			ns
	CONVST falling edge jitter			10	ps
t _{w3}	Pulse duration, BUSY signal low	Min(t _{ACQ})			ns
t _{w4}	Pulse duration, BUSY signal high			360	ns
t _{h1}	Hold time, first data bus transition (RD low, or CS low for read cycle, or BYTE or BUS 16/16 input changes) after CONVST low	40			ns
^t d1	Delay time, CS low to RD low	0			ns
t _{su2}	Setup time, RD high to CS high	0			ns
t _{w5}	Pulse duration, RD low	50			ns
t _{en}	Enable time, RD low (or CS low for read cycle) to data valid			30	ns
t _{d2}	Delay time, data hold from RD high	0			ns
t _{d3}	Delay time, BYTE rising edge or falling edge to data valid	2		30	ns
tw6	Pulse duration, RD high time	20			ns
t _{w7}	Pulse duration, CS high time	20			ns
t _{h2}	Hold time, last RD (or CS for read cycle) rising edge to CONVST falling edge	50			ns
tpd4	Propagation delay time, BUSY falling edge to next \overline{RD} (or \overline{CS} for read cycle) falling edge	0			ns
t _{su3}	Setup time, BYTE transition to RD falling edge	0			ns
th3	Hold time, BYTE transition to RD falling edge	0			ns
^t dis	Disable time, RD high (CS high for read cycle) to 3-stated data bus			30	ns
t _{d5}	Delay time, BUSY low to MSB data valid delay time			10	ns
t _{su4}	Byte transition setup time, from BYTE transition to next BYTE transition	50			ns
t _{d6}	Delay time, $\overline{\text{CS}}$ rising edge to BUSY falling edge	50			ns
t _{d7}	Delay time, BUSY falling edge to CS rising edge	50			ns
tsu(AB)	Setup time, from the falling edge of CONVST (used to start the valid conversion) to the next falling edge of CONVST (when CS = 0 and CONVST used to abort) or to the next falling edge of CS (when CS is used to abort)	70		350	ns

⁽¹⁾ All input signals are specified with $t_{\Gamma} = t_{f} = 5$ ns (10% to 90% of +VBD) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. (2) See timing diagrams.

⁽³⁾ All timings are measured with 10-pF equivalent loads on all data bits and BUSY pins.



PIN ASSIGNMENTS




NC – No connection



TERMINAL FUNCTIONS

NAME	NO.	I/O	DESCRIPTION					
AGND	5, 8, 11, 12, 14, 15, 44, 45	-	Analog ground					
BDGND	25, 35	_	Digital ground for bus interfac	Digital ground for bus interface digital supply				
BUSY	36	0	Status output. High when a co	onversion is in progress.				
BYTE	39	I	0: No fold back 1: Low byte D[7:0] of the 16 r pins DB[15:8].	: Low byte D[7:0] of the 16 most significant bits is folded back to high byte of the 16 most significant				
CONVST	40	I	Convert start. The falling edg	e of this input ends the acquisition	period and starts the hold period.			
CS	42	ı	Chip select. The falling edge	of this input starts the acquisition p	period.			
				8-Bit Bus	16-Bit Bus			
Data Bus			BYTE = 0	BYTE = 1	BYTE = 0			
DB15	16	0	D15 (MSB)	D7	D15 (MSB)			
DB14	17	0	D14	D6	D14			
DB13	18	0	D13	D5	D13			
DB12	19	0	D12	D4	D12			
DB11	20	0	D11	D3	D11			
DB10	21	0	D10	D2	D10			
DB9	22	0	D9	D1	D9			
DB8	23	0	D8	D0 (LSB)	D8			
DB7	26	0	D7	Allones	D7			
DB6	27	0	D6	Allones	D6			
DB5	28	0	D5	Allones	D5			
DB4	29	0	D4	Allones	D4			
DB3	30	0	D3	Allones	D3			
DB2	31	0	D2	Allones	D2			
DB1	32	0	D1	Allones	D1			
DB0	33	0	D0 (LSB)	Allones	D0 (LSB)			
-IN	7	ı	Inverting input channel					
+IN	6	ı	Non inverting input channel					
NC	3	_	No connection					
REFIN	1	ı	Reference input					
REFM	47, 48	ı	Reference ground					
REFOUT	2	0	Reference output. Add 1 µF capacitor between the REFOUT pin and REFM pin when internal reference is used.					
RESET	38	I	Current conversion is aborted and output latches are cleared (set to zeros) when this pin is asserted low. RESET works independantly of CS.					
RD	41	I	Synchronization pulse for the parallel output. When $\overline{\text{CS}}$ is low, this serves as the output enable and puts the previous conversion result on the bus.					
+VA	4, 9, 10, 13, 43, 46	-	Analog power supplies, 5-V dc					
+VBD	24, 34, 37	_	Digital power supply for bus					





†Signal internal to device

Figure 1. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Toggling







Figure 2. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ Toggling, $\overline{\text{RD}}$ Tied to BDGND






†Signal internal to device

Figure 3. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ Tied to BDGND, $\overline{\text{RD}}$ Toggling





†Signal internal to device

Figure 4. Timing for Conversion and Acquisition Cycles With $\overline{\text{CS}}$ and $\overline{\text{RD}}$ Tied to BDGND—Auto Read




Figure 5. Detailed Timing for Read Cycles



TYPICAL CHARACTERISTICS[†]

HISTOGRAM (DC Code Spread) FULL SCALE 131071 CONVERSIONS 70000 +VA = 5 V60000 +VBD = 3.3 V Code = 65235 50000 40000 30000 20000 10000 0 65230 65235 65239 Figure 6






Figure 7









 $[\]dagger$ At -40° C to 85° C, +VA = 5 V, +VBD = 5 V, REFIN = 4.096 V (internal reference used) and $f_{sample} = 2$ MHz (unless otherwise noted)



SPURIOUS FREE DYNAMIC RANGE FREE-AIR TEMPERATURE $f_i = 100 \text{ kHz},$ +VA = 5 V+VBD = 3.3 V, $T_A = 25^{\circ}C$



TOTAL HARMONIC DISTORTION







Figure 10



EFFECTIVE NUMBER OF BITS






Figure 12

Figure 13










TOTAL HARMONIC DISTORTION INPUT FREQUENCY -92 +VA = 5 V+VBD = 3.3 V, -93 T_A = 25°C, THD - Total Harmonic Distortion - dB Internal -94 Reference -95 -96 -97 -98 -99 -100 -101 0 100 f_i - Input Frequency - kHz
























Figure 20 Figure 21
























APPLICATION INFORMATION

MICROCONTROLLER INTERFACING

ADS8411 to 8-Bit Microcontroller Interface

Figure 29 shows a parallel interface between the ADS8411 and a typical microcontroller using the 8-bit data bus. The BUSY signal is used as a falling-edge interrupt to the microcontroller.




Figure 29. ADS8411 Application Circuitry (using external reference)




Figure 30. Use Internal Reference



PRINCIPLES OF OPERATION

The ADS8411 is a high-speed successive approximation register (SAR) analog-to-digital converter (ADC). The architecture is based on charge redistribution, which inherently includes a sample/hold function. See Figure 29 for the application circuit for the ADS8411.

The conversion clock is generated internally. The conversion time of 360 ns is capable of sustaining a 2-MHz throughput.

The analog input is provided to two input pins: +IN and -IN. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

REFERENCE

The ADS8411 can operate with an external reference with a range from 3.9 V to 4.2 V. A 4.096-V internal reference is included. When internal reference is used, pin 2 (REFOUT) should be connected to pin 1 (REFIN) with an 0.1 μ F decoupling capacitor and 1 μ F storage capacitor between pin 2 (REFOUT) and pins 47 and 48 (REFM) (see Figure 33). The internal reference of the converter is double buffered. If an external reference is used, the second buffer provides isolation between the external reference and the CDAC. This buffer is also used to recharge all of the capacitors of the CDAC during conversion. Pin 2 (REFOUT) can be left unconnected (floating) if external reference is used.

ANALOG INPUT

When the converter enters the hold mode, the voltage difference between the +IN and –IN inputs is captured on the internal capacitor array. The voltage on the –IN input is limited between –0.2 V and 0.2 V, allowing the input to reject small signals which are common to both the +IN and –IN inputs. The +IN input has a range of –0.2 V to V_{ref} + 0.2 V. The input span (+IN – (–IN)) is limited to 0 V to V_{ref} .

The input current on the analog inputs depends upon a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8411 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25 pF) to an 16-bit settling level within the acquisition time (100 ns) of the device. When the converter goes into the hold mode, the input impedance is greater than 1 $G\Omega$.

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the +IN and -IN inputs and the span (+IN - (-IN)) should be within the limits specified. Outside of these ranges, the converter's linearity may not meet specifications. To minimize noise, low bandwidth input signals with low-pass filters should be used.

Care should be taken to ensure that the output impedance of the sources driving +IN and -IN inputs are matched. If this is not observed, the two inputs could have different setting time. This may result in offset error, gain error and linearity error which varies with temperature and input voltage.

DIGITAL INTERFACE

Timing And Control

See the timing diagrams in the specifications section for detailed information on timing signals and their requirements.

The ADS8411 uses an internal oscillator generated clock which controls the conversion rate and in turn the throughput of the converter. No external clock input is required.

Conversions are initiated by bringing the $\overline{\text{CONVST}}$ pin low for a minimum of 20 ns (after the 20 ns minimum requirement has been met, the $\overline{\text{CONVST}}$ pin can be brought high), while $\overline{\text{CS}}$ is low. The ADS8411 switches from the sample to the hold mode on the falling edge of the $\overline{\text{CONVST}}$ command. A clean and low jitter falling edge of this signal is important to the performance of the converter. The BUSY output is brought high after $\overline{\text{CONVST}}$ goes low. BUSY stays high throughout the conversion process and returns low when the conversion has ended.

Sampling starts with the falling edge of the BUSY signal when $\overline{\text{CS}}$ is tied low or starts with the falling edge of $\overline{\text{CS}}$ when BUSY is low.



Both \overline{RD} and \overline{CS} can be high during and before a conversion with one exception (\overline{CS} must be low when \overline{CONVST} goes low to initiate a conversion). Both the \overline{RD} and \overline{CS} pins are brought low in order to enable the parallel output bus with the conversion.

Reading Data

The ADS8411 outputs full parallel data in straight binary format as shown in Table 1. The parallel output is active when $\overline{\text{CS}}$ and $\overline{\text{RD}}$ are both low. There is a minimal quiet zone requirement around the falling edge of $\overline{\text{CONVST}}$. This is 50 ns prior to the falling edge of $\overline{\text{CONVST}}$ and 40 ns after the falling edge. No data read should be attempted within this zone. Any other combination of $\overline{\text{CS}}$ and $\overline{\text{RD}}$ sets the parallel output to 3-state. BYTE is used for multiword read operations. BYTE is used whenever lower bits of the converter result are output on the higher byte of the bus. Refer to Table 1 for ideal output codes.

DESCRIPTION **ANALOG VALUE DIGITAL OUTPUT STRAIGHT BINARY FULL SCALE RANGE** V_{ref} Least significant bit (LSB) V_{ref}/65536 **BINARY CODE HEX CODE** Full scale V_{ref} - 1 LSB 1111 1111 1111 1111 **FFFF** Midscale 1000 0000 0000 0000 8000 V_{ref}/2 Midscale - 1 LSB V_{ref}/2 - 1 LSB 0111 1111 1111 1111 7FFF 0 V Zero 0000 0000 0000 0000 0000

Table 1. Ideal Input Voltages and Output Codes

The output data is a full 16-bit word (D15-D0) on DB15-DB0 pins (MSB-LSB) if BYTE is low.

The result may also be read on an 8-bit bus for convenience. This is done by using only pins DB15–DB8. In this case two reads are necessary: the first as before, leaving BYTE low and reading the 8 most significant bits on pins DB15–DB8, then bringing BYTE high. When BYTE is high, the low bits (D7–D0) appear on pins DB15–D8.

These multiword read operations can be done with multiple active \overline{RD} (toggling) or with \overline{RD} tied low for simplicity.

DVTE	DATA READ OUT			
BYTE	DB15-DB8 Pins	DB7-DB0 Pins		
High	D7-D0	All one's		
Low	D15-D8	D7-D0		

Table 2. Conversion Data Readout

RESET

RESET is an asynchronous active low input signal (that works independently of \overline{CS}). Minimum \overline{RESET} low time is 25 ns. Current conversion will be aborted no later than 50 ns after the converter is in the reset mode. In addition, all output latches are cleared (set to zero's) after \overline{RESET} . The converter goes back to normal operation mode no later than 20 ns after \overline{RESET} input is brought high.

The converter starts the first sampling period 20 ns after the rising edge of RESET. Any sampling period except for the one immediately after a RESET is started with the falling edge of the previous BUSY signal or the falling edge of CS, whichever is later.

Another way to reset the device is through the use of the combination of \overline{CS} and \overline{CONVST} . This is useful when the dedicated \overline{RESET} pin is tied to the system reset but there is a need to abort only the conversion in a specific converter. Since the BUSY signal is held high during the conversion, either one of these conditions triggers an internal self-clear reset to the converter just the same as a reset via the dedicated \overline{RESET} pin. The reset does not have to be cleared as for the dedicated \overline{RESET} pin. A reset can be started with either of the two following steps.

- Issue a CONVST when CS is low and a conversion is in progress. The falling edge of CONVST must satisfy the timing as specified by the timing parameter t_{su(AB)} mentioned in the timing characteristics table to ensure a reset. The falling edge of CONVST starts a reset. Timing is the same as a reset using the dedicated RESET pin except the instance of the falling edge is replaced by the falling edge of CONVST.
- Issue a CS while a conversion is in progress. The falling edge of CS must satisfy the timing as specified by the
 timing parameter t_{su(AB)} mentioned in the timing characteristics table to ensure a reset. The falling edge of CS



causes a reset. Timing is the same as a reset using the dedicated RESET pin except the instance of the falling edge is replaced by the falling edge of CS.

POWER-ON INITIALIZATION

RESET is not required after power on. An internal power-on-reset circuit generates the reset. To ensure that all of the registers are cleared, the three conversion cycles must be given to the converter after power on.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8411 circuitry.

As the ADS8411 offers single-supply operation, it is often used in close proximity with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it is to achieve good performance from the converter.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are at least n *windows* in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices.

The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event.

On average, the ADS8411 draws very little current from an external reference, as the reference voltage is internally buffered. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. A 0.1- μ F bypass capacitor and a 1- μ F storage capacitor are recommended from pin 1 (REFIN) directly to pin 48 (REFM). REFM and AGND should be shorted on the same ground plane under the device.

The AGND and BDGND pins should be connected to a clean ground point. In all cases, this should be the analog ground. Avoid connections which are close to the grounding point of a microcontroller or digital signal processor. If required, run a ground trace directly from the converter to the power supply entry point. The ideal layout consists of an analog ground plane dedicated to the converter and associated analog circuitry.

As with the AGND connections, +VA should be connected to a 5-V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. Power to the ADS8411 should be clean and well bypassed. A 0.1- μ F ceramic bypass capacitor should be placed as close to the device as possible. See Table 3 for the placement of the capacitor. In addition, a 1- μ F to 10- μ F capacitor is recommended. In some situations, additional bypassing may be required, such as a 100- μ F electrolytic capacitor or even a Pi filter made up of inductors and capacitors—all designed to essentially low-pass filter the 5-V supply, removing the high frequency noise.

Table 3. Power Supply Decoupling Capacitor Placement

POWER SUPPLY PLANE	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
SUPPLY PINS	CONVERTER ANALOG SIDE	CONVERTER DIGITAL SIDE	
Pin pairs that require shortest path to decoupling capacitors	(4,5), (8,9), (10,11), (13,15), (43,44), (45,46)	(24,25), (34, 35)	
Pins that require no decoupling	12, 14	37	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265