19-2739; Rev 1; 5/03

Low-Capacitance, 2/3/4/6-Channel, ±15kV ESD Protection Arrays for High-Speed Data Interfaces

General Description

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are low-capacitance ±15kV ESD-protection diode arrays designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to V_{CC} or GND. The MAX3202E/MAX3203E/MAX3204E/MAX3206E protect against ESD pulses up to ±15kV Human Body Model, ±8kV Contact Discharge, and ±15kV Air-Gap Discharge, as specified in IEC 61000-4-2. These devices have a 5pF capacitance per channel, making them ideal for use on high-speed data I/O interfaces.

The MAX3202E is a two-channel device intended for USB and USB 2.0 applications. The MAX3203E is a triple-ESD structure intended for USB On-the-Go (OTG) and video applications. The MAX3204E is a quad-ESD structure designed for Ethernet and FireWire™ applications, and the MAX3206E is a six-channel device designed for cell phone connectors and SVGA video connections.

All devices are available in tiny chip-scale (UCSP[™]) and thin QFN packages, and are specified for -40°C to +85°C operation.

Application	5
-------------	---

USB	Video
USB 2.0	Cell Phones
Ethernet	SVGA Video Connections
FireWire	

Selector Guide

PART	ESD- PROTECTED I/O PORTS	TOP MARK
MAX3202EEBS-T	2	AFV
MAX3202EETT	2	ADQ
MAX3203EEBT-T	3	ABA
MAX3203EETT	3	ADO
MAX3204EEBT-T	4	ABB
MAX3204EETT	4	ADP
MAX3206EEBL-T	6	ADU
MAX3206EETC	6	AACA

Pin Configurations appear at end of data sheet.

FireWire is a trademark of Apple Computer, Inc.

MAXM

UCSP is a trademark of Maxim Integrated Products, Inc.

- Features
- High-Speed Data Line ESD Protection ±15kV—Human Body Model ±8kV—IEC 61000-4-2, Contact Discharge ±15kV—IEC 61000-4-2, Air-Gap Discharge
- Tiny UCSP Package Available
- Low 5pF Input Capacitance
- Low 1nA (max) Leakage Current
- Low 1nA Supply Current
- +0.9V to +5.5V Supply Voltage Range
- ♦ 2-, 3-, 4-, or 6-Channel Devices Available

PIN/BUMP-TEMP PART RANGE PACKAGE -40°C to +85°C 2 x 2 UCSP*-4 MAX3202EEBS-T MAX3202EETT -40°C to +85°C 6 Thin QFN-EP** MAX3203EEBT-T -40°C to +85°C 3 x 2 UCSP*-5 6 Thin QFN-EP** MAX3203EETT -40°C to +85°C -40°C to +85°C 3 x 2 UCSP*-6 MAX3204EEBT-T -40°C to +85°C 6 Thin QFN-EP** MAX3204FETT MAX3206EEBL-T -40°C to +85°C 3 x 3 UCSP*-8 MAX3206EETC -40°C to +85°C 12 Thin QFN-EP**

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section for more information.

**EP = Exposed pad.

Typical Operating Circuit

_Ordering Information

MAX3202E/MAX3203E/MAX3204E/MAX3206E

Maxim Integrated Products 1

^{(P}For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at

ABSOLUTE MAXIMUM RATINGS

 $\label{eq:VCC} V_{CC} \ to \ GND0.3V \ to +7.0V \\ I/O_ to \ GND0.3V \ to (V_{CC} + 0.3V) \\ Continuous \ Power \ Dissipation (T_A = +70^{\circ}C) \\ 2 \times 2 \ UCSP \ (derate \ 3.0mW/^{\circ}C \ above \ +70^{\circ}C) \239mW \\ 3 \times 2 \ UCSP \ (derate \ 3.4mW/^{\circ}C \ above \ +70^{\circ}C) \273mW \\ 3 \times 2 \ UCSP \ (derate \ 3.9mW/^{\circ}C \ above \ +70^{\circ}C) \308mW \\ \end{array}$

3 × 3 UCSP (derate 4.7mW/°C above +70°C)379mW 6-Pin Thin QFN (derate 24.4mW/°C above +70°C)1951mW

12-Pin Thin QFN (derate 16.9mW/°C above +70°C) ...1349mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Bump Temperature (soldering) (Note 1)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: The UCSP devices are constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board-level solder attach and rework. This limit permits the use of only the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection Reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS


 $(V_{CC} = +5V \pm 5\%, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{CC} = +5V$ and $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{CC}			0.9		5.5	V
Supply Current	Icc				1	100	nA
Diode Forward Voltage	VF	$I_F = 10 \text{mA}$		0.65		0.95	V
Channel Clamp Voltage (Note 3)		$T_A = +25^{\circ}C, \pm 15kV$	Positive transients			V _{CC} + 25	
		Human Body Model, I _F = 10A	Negative transients			-25	
		$T_A = +25^{\circ}C, \pm 8kV$	Positive transients			V _{CC} + 60	
	VC	Contact Discharge (IEC 61000-4-2), I _F = 24A	Negative transients			-60	
		$T_A = +25^{\circ}C, \pm 15kV$	Positive transients			V _{CC} + 100]
		Air-Gap Discharge (IEC 61000-4-2), $I_F = 45A$	Negative transients			-100	
Channel Leakage Current		$T_A = 0^{\circ}C$ to +50°C (Note 4)		-1		+1	nA
Channel Input Capacitance		$V_{CC} = 5V$, bias of $V_{CC}/2$			5	7	рF
ESD PROTECTION							
Human Body Model					±15		kV
IEC 61000-4-2 Contact Discharge					±8		kV
IEC 61000-4-2 Air-Gap Discharge					±15		kV

Note 2: Limits over temperature are guaranteed by design, not production tested.

Note 3: Idealized clamp voltages (L1 = L2 = L3 = 0) (Figure 1); see the *Applications Information* section for more information. **Note 4:** Guaranteed by design. Not production tested.

 $(V_{CC} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$





Typical Operating Characteristics

			P	IN					
MAX3	3202E	MAX	3203E	MAX	3204E	MAX3	3206E	NAME	FUNCTION
UCSP	THIN QFN	UCSP	THIN QFN	UCSP	THIN QFN	UCSP	THIN QFN		FORCHON
A1, B2	3, 6	A1, A2, B3	1, 2, 4	A1, A2, B2, B3	1, 2, 4, 5	A1, A3, B1, B3, C1, C3	1, 2, 3, 7, 8, 9	I/O_	ESD-Protected Channel
A2	4	B1	3	B1	3	A2	5	GND	Ground
B1	1	A3	6	A3	6	C2	11	V _{CC}	Power-Supply Input. Bypass V_{CC} to GND with a 0.1µF ceramic capacitor.
_	2, 5	_	5			_	4, 6, 10, 12	N.C.	No Connection. Not internally connected.
_	EP		EP		EP		EP	EP	Exposed Pad. Connect to GND.

Detailed Description

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are diode arrays designed to protect sensitive electronics against damage resulting from ESD conditions or transient voltages. The low input capacitance makes these devices ideal for high-speed data lines. The MAX3202E, MAX3203E, MAX3204E, and MAX3206E protect two, three, four, and six channels, respectively.

The MAX3202E/MAX3203E/MAX3204E/MAX3206E are designed to work in conjunction with a device's intrinsic ESD protection. The MAX3202E/MAX3203E/MAX3204E/MAX3206E limit the excursion of the ESD event to below $\pm 25V$ peak voltage when subjected to the Human Body Model waveform. When subjected to the IEC 61000-4-2 waveform, the peak voltage is limited to $\pm 60V$ when subjected to Contact Discharge and $\pm 100V$ when subjected to Air-Gap Discharge. The device that is being protected by the MAX3202E/MAX3203E/MAX3203E/MAX3204E/MAX3206E must be able to withstand these peak voltages plus any additional voltage generated by the parasitic board.

Applications Information

Design Considerations

Maximum protection against ESD damage results from proper board layout (see the *Layout Recommendations* section and Figure 2). A good layout reduces the parasitic series inductance on the ground line, supply line, and protected signal lines.

The MAX3202E/MAX3203E/MAX3204E/MAX3206E ESD diodes clamp the voltage on the protected lines during an ESD event and shunt the current to GND or V_{CC}. In an ideal circuit, the clamping voltage, V_C, is defined as the forward voltage drop, V_F, of the protection diode plus any supply voltage present on the cathode.

For positive ESD pulses:

$$C = VCC + VF$$

ν

For negative ESD pulses:

$$V_{C} = -V_{F}$$

In reality, the effect of the parasitic series inductance on the lines must also be considered (Figure 1).

For positive ESD pulses:

$$V_{C} = V_{CC} + V_{F(D1)} + \left(L1 \times \frac{d(I_{ESD})}{dt}\right) + \left(L2 \times \frac{d(I_{ESD})}{dt}\right)$$

For negative ESD pulses:

$$V_{C} = -\left(V_{F(D2)} + \left(L1 \times \frac{d(I_{ESD})}{dt}\right) + \left(L3 \times \frac{d(I_{ESD})}{dt}\right)\right)$$

where IESD is the ESD current pulse.




Figure 1. Parasitic Series Inductance




Figure 2. Layout Considerations



During an ESD event, the current pulse rises from zero to peak value in nanoseconds (Figure 3). For example, in a 15kV IEC-61000 Air-Gap Discharge ESD event, the pulse current rises to approximately 45A in 1ns (di/dt = 45×10^{9}). An inductance of only 10nH adds an additional 450V to the clamp voltage. An inductance of 10nH represents approximately 0.5in of board trace. Regardless of the device's specified diode clamp voltage, a poor layout with parasitic inductance significantly increases the effective clamp voltage at the protected signal line.

A low-ESR 0.1 μ F capacitor must be used between V_{CC} and GND. This bypass capacitor absorbs the charge transferred by an +8kV IEC-61000 Contact Discharge ESD event.

Ideally, the supply rail (V_{CC}) would absorb the charge caused by a positive ESD strike without changing its regulated value. In reality, all power supplies have an effective output impedance on their positive rails. If a power supply's effective output impedance is 1Ω , then by using $V = I \times R$, the clamping voltage of V_C increases by the equation VC = IESD x ROUT. An +8kV IEC 61000-4-2 ESD event generates a current spike of 24A, so the clamping voltage increases by $V_{\rm C} = 24A \times 1\Omega$, or $V_{C} = 24V$. Again, a poor layout without proper bypassing increases the clamping voltage. A ceramic chip capacitor mounted as close to the MAX3202E/ MAX3203E/MAX3204E/MAX3206E V_{CC} pin is the best choice for this application. A bypass capacitor should also be placed as close to the protected device as possible.

±15kV ESD Protection

ESD protection can be tested in various ways; the MAX3202E/MAX3203E/MAX3204E/MAX3206E are characterized for protection to the following limits:




Figure 3. IEC 61000-4-2 ESD Generator Current Waveform

- ±15kV using the Human Body Model
- ±8kV using the Contact Discharge method specified in IEC 61000-4-2
- ±15kV using the IEC 61000-4-2 Air-Gap Discharge method

ESD Test Conditions

ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.

Human Body Model

Figure 4 shows the Human Body Model, and Figure 5 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a $1.5k\Omega$ resistor.




Figure 4. Human Body ESD Test Model




Figure 5. Human Body Model Current Waveform






Figure 6. IEC 61000-4-2 ESD Test Model

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. The MAX3202E/MAX3203E/MAX3204E/MAX3206E help users design equipment that meets Level 4 of IEC 61000-4-2.

The main difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2. Because series resistance is lower in the IEC 61000-4-2 ESD test model (Figure 6) the ESD-withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 3 shows the current waveform for the ± 8 kV IEC 61000-4-2 Level 4 ESD Contact Discharge test.

The Air-Gap Discharge test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

Layout Recommendations

Proper circuit-board layout is critical to suppress ESDinduced line transients. The MAX3202E/MAX3203E/ MAX3204E/MAX3206E clamp to 100V; however, with improper layout, the voltage spike at the device is much higher. A lead inductance of 10nH with a 45A current spike at a dv/dt of 1ns results in an **ADDITION-AL** 450V spike on the protected line. It is **essential** that the layout of the PC board follows these guidelines:

- 1) Minimize trace length between the connector or input terminal, I/O_, and the protected signal line.
- 2) Use separate planes for power and ground to reduce parasitic inductance and to reduce the impedance to the power rails for shunted ESD current.

- Ensure short ESD transient return paths to GND and V_{CC}.
- 4) Minimize conductive power and ground loops.
- 5) Do not place critical signals near the edge of the PC board.
- 6) Bypass V_{CC} to GND with a low-ESR ceramic capacitor as close to V_{CC} as possible.
- Bypass the supply of the protected device to GND with a low-ESR ceramic capacitor as close to the supply pin as possible.

UCSP Considerations

For general UCSP package information and PC layout considerations, refer to Maxim Application Note 263, *Wafer-Level Chip-Scale Package*.

UCSP Reliability

The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit-board material, and usage environment.

The user should closely review these areas when considering use of a UCSP. Performance through operating life test and moisture resistance remains uncompromised as it is primarily determined by the wafer-fabrication process. Mechanical stress performance is a greater consideration for a UCSP. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder-joint contact integrity must be considered. Table 1 shows the testing done to characterize the UCSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in the table. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.


Chip Information


DIODE COUNT:
MAX3202E: 4
MAX3203E: 6
MAX3204E: 8
MAX3206E: 12
PROCESS: BICMOS

TEST	CONDITIONS	DURATION	FAILURES PER SAMPLE SIZE		
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200		
Operating Life	$T_A = +70^{\circ}C$	240hr	0/10		
Moisture Resistance	-20°C to +60°C, 90% RH	240hr	0/10		
Low-Temperature Storage	-20°C	240hr	0/10		
Low-Temperature Operational	-10°C	24hr	0/10		
Solderability	8hr steam age	_	0/15		
ESD	±2000V, Human Body Model		0/5		
High-Temperature Operating Life	T _J = +150°C	168hr	0/45		


Table 1. Reliability Test Data

Functional Diagrams







Package Information




Package Information (continued)



Package Information (continued)




Package Information (continued)



Package Information (continued)

COMMO	ON DIME	NSIONS]					
SYMBOL	MIN.	MAX.]					
A	0.70	0.80						
D	2.90	3.10						
E	2.90	3.10						
A1	0.00	0.05						
L	0.20	0.40	1					
k		25 MIN.	4					
A2	0.2	0 REF.	J					
					JEDEC SPEC	b		
	N 6	D2	E2	e 0.95.BSC			[(N/2)-1] x e	
T633-1	N 6 8	1.50–0.10 1.50–0.10	2.30–0.10 2.30–0.10	0.95 BSC 0.65 BSC	MO229 / WEEA MO229 / WEEC	0.40-0.05	1.90 REF	
PKG. CODE T633-1 T833-1 T1033-1	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF	

Package Information (continued)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

COMMON DIMENSIONS												
PKG	1	2L 4×4 16L 4×4				20L 4×4			24L 4×4			
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2		0.20 REF			0.20 REF		1	0.20 REF		0.20 REF		
ю	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
Е	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
e		0.80 BSC	2.		0.65 BSC		0.50 BSC.			0.50 BSC.		
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50
N		12			16		20			24		
ND		3			4		5		6			
NE		3			4		5			6		
Jedec Var.		WGGB			WGGC			WGGD-	1		WGGD-	2

EXPD	SED	PAD	VAF	ITAIS	ONS		
PKG.		D2		E2			
CODES	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	
T1244-2	1.95	2.10	2.25	1.95	2.10	2.25	
T1644-2	1.95	2.10	2.25	1.95	2.10	2.25	
T2044-1	1.95	2.10	2.25	1.95	2.10	2.25	
T2444-1	2.45	2.60	2.63	2.45	2.60	2.63	

NOTES:

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- A THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- A DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- $\cancel{6}$ ND and NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 🕭 COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC M0220.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600