19-1295: Rev 5: 5/03

MIXIM

UCSP, Single-Supply, Low-Noise, Low-Distortion, Rail-to-Rail Op Amps

General Description

The MAX4249-MAX4257 low-noise, low-distortion operational amplifiers offer Rail-to-Rail® outputs and singlesupply operation down to 2.4V. They draw 400µA of quiescent supply current per amplifier while featuring ultra-low distortion (0.0002% THD), as well as low input voltage-noise density (7.9nV/√Hz) and low input current-noise density (0.5fA/√Hz). These features make the devices an ideal choice for portable/battery-powered applications that require low distortion and/or low noise.

For additional power conservation, the MAX4249/ MAX4251/MAX4253/MAX4256 offer a low-power shutdown mode that reduces supply current to 0.5µA and puts the amplifiers' outputs into a high-impedance state. The MAX4249-MAX4257's outputs swing rail-torail and their input common-mode voltage range includes ground. The MAX4250-MAX4254 are unitygain stable with a gain-bandwidth product of 3MHz. The MAX4249/MAX4255/MAX4256/MAX4257 are internally compensated for gains of 10V/V or greater with a gain-bandwidth product of 22MHz. The single MAX4250/ MAX4255 are available in space-saving 5-pin SOT23 packages. The MAX4252 is available in an 8-bump chipscale package (UCSPTM) and the MAX4253 is available in a 10-bump UCSP.

Applications

Wireless Communications Devices

PA Control

Portable/Battery-Powered Equipment

Medical Instrumentation

ADC Buffers

Digital Scales/Strain Gauges

Features

- ♦ Available in Space-Saving UCSP, SOT23, and uMAX Packages
- ♦ Low Distortion: 0.0002% THD (1kΩ load)
- ♦ 400µA Quiescent Supply Current per Amplifier
- ♦ Single-Supply Operation from 2.4V to 5.5V
- ♦ Input Common-Mode Voltage Range Includes Ground
- ♦ Outputs Swing Within 8mV of Rails with a 10kΩ Load
- ♦ 3MHz GBW Product, Unity-Gain Stable (MAX4250-MAX4254)

22MHz GBW Product. Stable with Av ≥ 10V/V (MAX4249/MAX4255/MAX4256/MAX4257)

- ♦ Excellent DC Characteristics $Vos = 70\mu V$ IBIAS = 1pA Large-Signal Voltage Gain = 116dB
- ♦ Low-Power Shutdown Mode Reduces Supply Current to 0.5µA Places Outputs in a High-Impedance State
- ♦ 400pF Capacitive-Load Handling Capability


Ordering Information


		_		
PART	TEMP RANGE	PIN- PACKAGE	TOP MARK	
MAX4249ESD	-40°C to +85°C	14 SO		
MAX4249EUB	-40°C to +85°C	10 μMAX	_	
MAX4250EUK-T	-40°C to +85°C	5 SOT23-5	ACCI	

Ordering Information continued at end of data sheet. Selector Guide appears at end of data sheet.

Pin Configurations







UCSP

Pin Configurations continued at end of data sheet.

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. SP is a trademark of Maxim Integrated Products, Inc.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V_{DD} to V_{SS})+6.0V to -0.3V Analog Input Voltage (IN_+ , IN)(V_{DD} + 0.3V) to (V_{SS} - 0.3V) SHDN Input Voltage
5-Pin SOT23 (derate 7.1mW/°C above +70°C)571mW 8-Bump UCSP (derate 4.7mW/°C above +70°C)379mW 8-Pin µMAX (derate 4.5mW/°C above +70°C)362mW 8-Pin SO (derate 5.88mW/°C above +70°C)471mW 10-Bump UCSP (derate 6.1mW/°C above +70°C)484mW

10-Pin µMAX (derate 5.6mW/°C above + 74-Pin SO (derate 8.33mW/°C above + 74	
Operating Temperature Range	
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 1)	
Infrared (15s)	+220°C
Vapor Phase (60s)	

Note 1: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board-level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection Reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = 0, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.) (Notes 2, 3)

PARAMETER	SYMBOL	С	ONDITION	IS	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V _{DD}	(Note 4)		2.4		5.5	V		
			V _{DD} = 3\	/		400			
Quiescent Supply Current Per	1-	Normal mode	V _{DD} = 5\	/		420	575		
Amplifier	IQ		V _{DD} = 5\	/, UCSP only		420	655	μΑ	
		Shutdown mode	e (SHDN =	V _{SS}) (Note 2)		0.5	1.5		
Input Offset Voltage (Note 5)	Vos					±0.07	±0.75	mV	
Input Offset Voltage Tempco	TCVOS					0.3		μV/°C	
Input Bias Current	IB	(Note 6)				±1	±100	рА	
Input Offset Current	los	(Note 6)				±1	±100	рА	
Differential Input Resistance	R _{IN}					1000		GΩ	
Input Common-Mode Voltage Range	V _{CM}	Guaranteed by	CMRR test		-0.2		V _{DD} - 1.1	V	
Common-Mode Rejection Ratio	CMRR	V _{SS} - 0.2V ≤ V _C	M ≤ V _{DD} -	1.1V	70	115		dB	
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.4 \text{ to } 5.5$	5V		75	100		dB	
Lorgo Signal Valtago Coin	Δ.,	$R_L = 10k\Omega$ to $V_{DD}/2$; $V_{OUT} = 25mV$ to V_{DD} - 4.97V		80	116		٩D		
Large-Signal Voltage Gain	Av	$R_L = 1k\Omega$ to $V_{DD}/2$; $V_{OUT} = 150V$ to $V_{DD} - 4.75V$		80	112		dB		
Output Voltage Swing	Vout				8	25	mV		
Output voltage Swing		$R_L = 10k\Omega$ to V_I	_{DD} /2	V _{OL} - V _{SS}		7	20	••••	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = 0, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITION	IS	MIN	TYP	МАХ	UNITS	
Output Voltage Swing	V _{OUT}	$ V_{IN+} - V_{IN-} \ge 10 \text{mV},$ $R_L = 1 \text{k}\Omega \text{ to } V_{DD}/2$	V _{DD} - V _{OH} V _{OL} - V _{SS}		77 47	200	mV	
Output Short-Circuit Current	Isc		01 00		68		mA	
Output Leakage Current	ILEAK	Shutdown mode ($\overline{SHDN} = V_{SS}$), $V_{OUT} = V_{SS}$ to V_{DD} (Note 2)			0.001	1.0	μΑ	
SHDN Logic Low	VIL	(Note 2)				0.2 X V _{DD}	V	
SHDN Logic High	VIH	(Note 2)		0.8 X V _{DD}			٧	
SHDN Input Current	I _{IL} /I _{IH}	SHDN = V _{SS} = V _{DD} (Note	2)		0.5	1.5	μΑ	
Input Capacitance					11		pF	
Cain Bandwidth Braduat	CDW	MAX4250-MAX4254			3		NAL I -	
Gain-Bandwidth Product	GBW	MAX4249/MAX4255/MAX4	256/MAX4257		22		MHz	
Claur Data	CD	MAX4250-MAX4254		0.3		\//		
Slew Rate	SR	MAX4249/MAX4255/MAX4256/MAX4257			2.1		V/µs	
Peak-to-Peak Input-Noise Voltage	e _{nP-P}	f = 0.1Hz to 10Hz			760		nV _{P-P}	
Input Voltage-Noise Density		f = 10Hz		27				
	en	f = 1kHz		8.9		nV/√ Hz		
		f = 30kHz	f = 30kHz		7.9			
Input Current-Noise Density	i _n	f = 1kHz			0.5		fA/√Hz	
		$\begin{array}{l} \text{MAX4250-MAX4254} \\ \text{Av} = 1\text{V/V}, \text{V}_{\text{OUT}} = 2\text{V}_{\text{P-P}}, \\ \text{R}_{\text{L}} = 1\text{k}\Omega \text{ to GND} \\ \text{(Note 7)} \end{array}$	f = 1kHz		0.0004			
Total Harmonic Distortion Plus			f = 20kHz		0.006			
Noise	THD+N	MAX4249/MAX4255/ MAX4256/MAX4257	f = 1kHz	0.0012			%	
		$A_V = 1V/V$, $V_{OUT} = 2V_{P-P}$, $R_L = 1k\Omega$ to GND (Note 7)	f = 20kHz		0.007			
Capacitive-Load Stability		No sustained oscillations			400		pF	
		MAX4250-MAX4254, A _V =		10				
Gain Margin	GM	MAX4249/MAX4255/MAX4256/MAX4257, Av = 10V/V		1 12.5			dB	
		MAX4250-MAX4254, A _V =	1V/V		74			
Phase Margin	ΦМ	MAX4249/MAX4255/MAX4 A _V = 10V/V	256/MAX4257,		68		degrees	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = 0, V_{OUT} = V_{DD}/2, R_L \text{ tied to } V_{DD}/2, \overline{SHDN} = V_{DD}, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.) (Notes 2, 3)

PARAMETER	SYMBOL	co	MIN	TYP	MAX	UNITS	
			MAX4250-MAX4254		6.7		
Settling Time		To 0.01%, Vout = 2V step	MAX4249/MAX4255/ MAX4256/MAX4257		1.6		μs
Delay Time to Shutdown		IVDD = 5% of normal operation	MAX4251/MAX4253		0.8		
	tsh		MAX4249/MAX4256		1.2		μs
Delay Time to Enable	ten	VOUT = 2.5V, VOUT settles to	MAX4251/MAX4253		8		μs
Boldy Time to Endoice	۰۵۱۷	0.1%	MAX4249/MAX4256		3.5		μο
Power-Up Delay Time	tpu	$V_{DD} = 0$ to 5V ste		6		μs	

Note 2: SHDN is available on the MAX4249/MAX4251/MAX4253/MAX4256 only.

Note 3: All device specifications are 100% tested at $T_A = +25^{\circ}C$. Limits over temperature are guaranteed by design.

Note 4: Guaranteed by the PSRR test.


Note 5: Offset voltage prior to reflow on the UCSP.

Note 6: Guaranteed by design.

Note 7: Lowpass-filter bandwidth is 22kHz for f = 1kHz and 80kHz for f = 20kHz. Noise floor of test equipment = 10nV/√Hz.

Typical Operating Characteristics

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = V_{OUT} = V_{DD}/2$, input noise floor of test equipment =10nV/√Hz for all distortion measurements, $T_A = +25$ °C, unless otherwise noted.)



100

150

V_{OUT} SWING FROM EITHER SUPPLY (mV)

0

150

VOLIT SWING FROM EITHER SUPPLY (mV)

V_{OUT} SWING FROM EITHER SUPPLY (mV)

Typical Operating Characteristics (continued)

-144

-180

10M

100k

FREQUENCY (Hz)

-100


-110

10

1k

FREQUENCY (Hz)

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = V_{OUT} = V_{DD}/2$, input noise floor of test equipment = $10nV/\sqrt{Hz}$ for all distortion measurements, $T_A = +25^{\circ}C$, unless otherwise noted.)



1M

10k 100k

-30

-40

100

-144

-180

10M

100k

FREQUENCY (Hz)

-30

-40

100


Typical Operating Characteristics (continued)

0.0001

10

FREQUENCY (Hz)

 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = V_{OUT} = V_{DD}/2$, input noise floor of test equipment =10nV/ \sqrt{Hz} for all distortion measurements, $T_A = +25^{\circ}C$, unless otherwise noted.)



2

OUTPUT VOLTAGE (VP-P)

3

4

0.001

0.001


) = 3kHz |LTER BW = 30kHz


2


OUTPUT VOLTAGE (VP-P)


Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, V_{SS} = 0, V_{CM} = V_{OUT} = V_{DD}/2$, input noise floor of test equipment =10nV/ $\sqrt{\text{Hz}}$ for all distortion measurements, $T_A = +25^{\circ}\text{C}$, unless otherwise noted.)












MAX4249/MAX4255/MAX4256/MAX4257



Pin Description

			PIN/BUM	P					
MAX4250/ MAX4255	MAX4251/ MAX4256	MAX4252/ MAX4257	MAX4252		MAX4249/ MAX4253		MAX4254	NAME	FUNCTION
5-PIN SOT23	8-PIN SO/µMAX	8-PIN SO/µMAX	8-BUMP UCSP	10-BUMP UCSP	10-PIN μMAX	14-PIN SO	14-PIN SO		
1	6	1, 7	A1, A3	A1, C1	1, 9	1, 13	1, 7, 8, 14	OUT, OUTA, OUTB, OUTC, OUTD	Amplifier Output
2	4	4	C2	B4	4	4	11	V _{SS}	Negative Supply. Connect to ground for single- supply operation
3	3	3, 5	C1, C3	A3, C3	3, 5	3, 11	3, 5, 10, 12	IN+, INA+, INB+, INC+, IND+	Noninverting Amplifier Input
4	2	2, 6	B1, B3	A2, C2	2, 6	2, 12	2, 6, 9, 13	IN-, INA-, INB-, INC-, IND-	Inverting Amplifier Input
5	7	8	A2	B1	8	14	4	V_{DD}	Positive Supply
	8	_		A4, C4		5, 9		SHDN, SHDNA, SHDNB	Shutdown Input, Connect to V _{DD} or leave unconnected for normal operation (amplifier(s) enabled).
	1, 5	_				5, 7, 8, 10	_	N.C.	No Connection. Not internally connected.
_	_	_	B2	B2, B3	_	_	_	_	Not populated with solder sphere

Detailed Description

The MAX4249–MAX4257 single-supply operational amplifiers feature ultra-low noise and distortion while consuming very little power. Their low distortion and low noise make them ideal for use as preamplifiers in wide dynamic-range applications, such as 16-bit analog-to-digital converters (see *Typical Operating Circuit*). Their high-input impedance and low noise are also useful for signal conditioning of high-impedance sources, such as piezoelectric transducers.

These devices have true rail-to-rail output operation, drive loads as low as $1k\Omega$ while maintaining DC accura-

cy, and can drive capacitive loads up to 400pF without oscillation. The input common-mode voltage range extends from V_{DD} - 1.1V to 200mV beyond the negative rail. The push-pull output stage maintains excellent DC characteristics, while delivering up to ± 5 mA of current.

The MAX4250–4254 are unity-gain stable, whereas, the MAX4249/MAX4255/MAX4256/MAX4257 have a higher slew rate and are stable for gains \geq 10V/V. The MAX4249/MAX4251/MAX4253/MAX4256 feature a low-power shutdown mode, which reduces the supply current to 0.5µA and disables the outputs.

Low Distortion

Many factors can affect the noise and distortion that the device contributes to the input signal. The following guidelines offer valuable information on the impact of design choices on Total Harmonic Distortion (THD).

Choosing proper feedback and gain resistor values for a particular application can be a very important factor in reducing THD. In general, the smaller the closed-loop gain, the smaller the THD generated, especially when driving heavy resistive loads. Large-value feedback resistors can significantly improve distortion. The THD of the part normally increases at approximately 20dB per decade, as a function of frequency. Operating the device near or above the full-power bandwidth significantly degrades distortion.

Referencing the load to either supply also improves the part's distortion performance, because only one of the MOSFETs of the push-pull output stage drives the output. Referencing the load to midsupply increases the part's distortion for a given load and feedback setting. (See the Total Harmonic Distortion vs. Frequency graph in the *Typical Operating Characteristics*.)

For gains ≥ 10V/V, the decompensated devices MAX4249/MAX4255/MAX4256/MAX4257 deliver the best distortion performance, since they have a higher slew rate and provide a higher amount of loop gain for a given closed-loop gain setting. Capacitive loads below 400pF, do not significantly affect distortion results. Distortion performance remains relatively constant over supply voltages.

Low Noise

The amplifier's input-referred, noise-voltage density is dominated by flicker noise at lower frequencies, and by thermal noise at higher frequencies. Because the thermal noise contribution is affected by the parallel combination of the feedback resistive network (RF II RG, Figure 1), these resistors should be reduced in cases where the system bandwidth is large and thermal noise is dominant. This noise contribution factor decreases, however, with increasing gain settings.

For example, the input noise-voltage density of the circuit with RF = $100k\Omega$, RG = $11k\Omega$ (A_V = 10V/V) is e_n = $15nV/\sqrt{Hz}$, e_n can be reduced to $9nV/\sqrt{Hz}$ by choosing RF = $10k\Omega$, RG = $1.1k\Omega$ (A_V = 10V/V), at the expense of greater current consumption and potentially higher distortion. For a gain of 100V/V with RF = $100k\Omega$, RG = $1.1k\Omega$, the e_n is low $(9nV/\sqrt{Hz})$.




Figure 1. Adding Feed-Forward Compensation




Figure 2a. Pulse Response with No Feed-Forward Compensation




Figure 2b. Pulse Response with 10pF Feed-Forward Compensation




Figure 3. Overdriven Input Showing No Phase Reversal




Figure 4. Rail-to-Rail Output Operation




Figure 5. Capacitive-Load Driving Circuit

Using a Feed-Forward Compensation Capacitor, Cz

The amplifier's input capacitance is 11pF. If the resistance seen by the inverting input is large (feedback network), this can introduce a pole within the amplifier's bandwidth, resulting in reduced phase margin. Compensate the reduced phase margin by introducing a feed-forward capacitor (Cz) between the inverting input and the output (Figure 1). This effectively cancels the pole from the inverting input of the amplifier. Choose the value of Cz as follows:

$$C_Z = 11 \times (R_F / R_G) [pF]$$

In the unity-gain stable MAX4250–MAX4254, the use of a proper C_Z is most important for A_V = 2V/V, and A_V = -1V/V. In the decompensated MAX4249/MAX4255/MAX4256/MAX4257, C_Z is most important for A_V = 10V/V. Figures 2a and 2b show transient response both with and without C_Z.

Using a slightly smaller Cz than suggested by the formula above achieves a higher bandwidth at the expense of reduced phase and gain margin. As a general guideline, consider using Cz for cases where Rg II RF is greater than $20k\Omega$ (MAX4250–MAX4254) or greater than $5k\Omega$ (MAX4249/MAX4255/MAX4256/MAX4257).

Applications Information

The MAX4249–MAX4257 combine good driving capability with ground-sensing input and rail-to-rail output operation. With their low distortion, low noise, and low-power consumption, these devices are ideal for use in portable instrumentation systems and other low-power, noise-sensitive applications.

Ground-Sensing and Rail-to-Rail Outputs

The common-mode input range of these devices extends below ground, and offers excellent common-mode rejection. These devices are guaranteed not to undergo phase reversal when the input is overdriven (Figure 3).

Figure 4 showcases the true rail-to-rail output operation of the amplifier, configured with AV = 10V/V. The output swings to within 8mV of the supplies with a 10k Ω load, making the devices ideal in low-supply-voltage applications.

Output Loading and Stability

Even with their low quiescent current of 400 μ A, these amplifiers can drive 1k Ω loads while maintaining excellent DC accuracy. Stability while driving heavy capacitive loads is another key feature.




Figure 6. Isolation Resistance vs. Capacitive Loading to Minimize Peaking (<2dB)




Figure 7. Peaking vs. Capacitive Load

These devices maintain stability while driving loads up to 400pF. To drive higher capacitive loads, place a small isolation resistor in series between the output of the amplifier and the capacitive load (Figure 5). This resistor improves the amplifier's phase margin by isolating the capacitor from the op amp's output. Reference Figure 6 to select a resistance value that will ensure a load capacitance that limits peaking to <2dB (25%). For example, if the capacitive load is 1000pF, the corresponding isolation resistor is 150 Ω . Figure 7 shows that peaking occurs without the isolation resistor. Figure 8 shows the unity-gain bandwidth vs. capacitive load for the MAX4250–MAX4254.

Power Supplies and Layout

The MAX4249–MAX4257 operate from a single 2.4V to 5.5V power supply or from dual supplies of $\pm 1.20V$ to $\pm 2.75V$. For single-supply operation, bypass the power




Figure 8. MAX4250-4254 Unity-Gain Bandwidth vs. Capacitive Load

supply with a $0.1\mu F$ ceramic capacitor placed close to the V_{DD} pin. If operating from dual supplies, bypass each supply to ground.

Good layout improves performance by decreasing the amount of stray capacitance and noise at the op amp's inputs and output. To decrease stray capacitance, minimize PC board trace lengths and resistor leads, and place external components close to the op amp's pins.

UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale-Package).

UCSP Reliability

The UCSP represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP. Performance through operating life test and moisture resistance remains uncompromised as it is primarily determined by the wafer-fabrication process. Mechanical stress performance is a greater consideration for a UCSP. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder-joint contact integrity must be considered. Table 1 shows the testing done to characterize the UCSP reliability performance. In conclusion, the UCSP is capable of performing reliably through environmental stresses as indicated by the results in the table. Additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Typical Operating Circuit




Table 1. Reliability Test Data

TEST	CONDITIONS	DURATION	NO. OF FAILURES PER SAMPLE SIZE
Temperature Cycle	-35°C to +85°C, -40°C to +100°C	150 cycles, 900 cycles	0/10, 0/200
Operating Life	T _A = +70°C	240h	0/10
Moisture Resistance	-20°C to +60°C, 90% RH	240h	0/10
Low-Temperature Storage	-20°C	240h	0/10
Low-Temperature Operational	-10°C	24h	0/10
Solderability	8h steam age	_	0/15
ESD	±2000V, Human Body Model	_	0/5
High-Temperature Operating Life	T _J = +150°C	168h	0/45

Selector Guide

PART	GAIN BANDWIDTH (MHz)	MINIMUM STABLE GAIN (V/V)	NO. OF AMPLIFIERS PER PACKAGE	SHUTDOWN MODE	PIN-PACKAGE
MAX4249	22	10	2	Yes	10-pin μMAX, 14-pin SO
MAX4250	3	1	1	_	5-pin SOT23
MAX4251	3	1	1	Yes	8-pin μMAX/SO
MAX4252	3	1	2	_	8-pin μMAX/SO, 8-bump UCSP
MAX4253	3	1	2	Yes	10-pin μMAX, 14-pin SO, 10-bump UCSP
MAX4254	3	1	4	_	14-pin SO
MAX4255	22	10	1		5-pin SOT23
MAX4256	22	10	1	Yes	8-pin μMAX/SO
MAX4257	22	10	2	_	8-pin μMAX/SO

Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4251ESA	-40°C to +85°C	8 SO	_
MAX4251EUA	-40°C to +85°C	8 µMAX	_
MAX4252EBL-T*	-40°C to +85°C	8 UCSP-8	AAO
MAX4252ESA	-40°C to +85°C	8 SO	_
MAX4252EUA	-40°C to +85°C	8 µMAX	_
MAX4253EBC-T*	-40°C to +85°C	10 UCSP-10	AAK
MAX4253EUB	-40°C to +85°C	10 μMAX	_
MAX4253ESD	-40°C to +85°C	14 SO	_
MAX4254ESD	-40°C to +85°C	14 SO	_
MAX4255EUK-T	-40°C to +85°C	5 SOT23-5	ACCJ
MAX4256ESA	-40°C to +85°C	8 SO	_
MAX4256EUA	-40°C to +85°C	8 µMAX	_
MAX4257ESA	-40°C to +85°C	8 SO	_
MAX4257EUA	-40°C to +85°C	8 µMAX	_

^{*}UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

Chip Information

MAX4250/MAX4251/MAX4255/MAX4256 TRANSISTOR


COUNT: 170

MAX4249/MAX4252/MAX4253/MAX4257 TRANSISTOR

COUNT: 340


MAX4254 TRANSISTOR COUNT: 680


Pin Configurations (continued)



Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)






Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)






Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.