19-2646; Rev 0; 10/02

MIXIM

50Ω Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

General Description

The MAX4747-MAX4750 low-voltage, quad single-pole single-throw (SPST)/dual single-pole/double-throw (SPDT) analog switches operate from a single +2V to +11V supply and handle Rail-to-Rail® analog signals. These switches exhibit low leakage current (0.1nA) and consume less than 0.5nW (typ) of quiescent power, making them ideal for battery-powered applications.

When powered from a +3V supply, these switches feature 50Ω (max) on-resistance (RON), with 3.5Ω (max) matching between channels and 9Ω (max) flatness over the specified signal range.

The MAX4747 has four normally open (NO) switches, the MAX4748 has four normally closed (NC) switches, and the MAX4749 has two NO and two NC switches. The MAX4750 has two SPDT switches. These switches are available in 14-pin TSSOP and 16-bump chip-scale packages (UCSPTM). This tiny chip-scale package occupies a 2mm × 2mm area and significantly reduces the required PC board area.

Applications

Battery-Powered Systems Audio/Video-Signal Routing Low-Voltage Data-Acquisition Systems Cell Phones Communications Circuits Glucose Meters **PDAs**

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd. UCSP is a trademark of Maxim Integrated Products, Inc.

Pin Configurations/Truth Tables continued at end of data sheet.

MIXIVA

Features

- 2mm × 2mm UCSP
- Guaranteed On-Resistance (RON) 25 Ω (max) at +5V 50 Ω (max) at +3V
- ♦ On-Resistance Matching 3Ω (max) at +5V 3.5 Ω (max) at +3V
- Guaranteed <0.1nA Leakage Current at $T_A = +25^{\circ}C$
- ♦ Single-Supply Operation from +2.0V to +11V
- ◆ TTL/CMOS-Logic Compatible
- ◆ -84dB Crosstalk (1MHz)
- -72dB Off-Isolation (1MHz)
- ◆ Low Power Consumption: 0.5nW (typ)
- ♦ Rail-to-Rail Signal Handling

Ordering Information


PART	TEMP RANGE	PIN-/BUMP- PACKAGE	TOP MARK	
MAX4747EUD	-40°C to +85°C	14 TSSOP	_	
MAX4747EBE-T*	-40°C to +85°C	16 UCSP-16	4747	

Note: Requires special solder temperature profile described in the Absolute Maximum Ratings section.

Ordering Information continued at end of data sheet.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. See the UCSP Reliability section for more information.

Pin Configurations/Truth Tables



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Bump Temperature (soldering, Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C
Lead Temperature (soldering, 10s)	+300°C

- Note 1: Signals on IN_, NO_, NC_, or COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board-level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V+ = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V+ = +3V, T_A = +25$ °C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS T _A		MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
			+25°C		17	50	
On-Resistance	Ron	V+ = +2.7V, I _{COM} = 5mA, V _{NO} or V _{NC} = +1.5V	T _{MIN} to T _{MAX}			60	Ω
On-Resistance Matching		0.71/ 1	+25°C		0.2	3.5	
Between Channels (Notes 5, 6)	ΔRon	Δ RON $V+ = +2.7V, I_{COM} = 5mA,$ V_{NO} or $V_{NC} = +1.5V$ T_{MAX}				4.5	Ω
On Braintage Flaterer	R _{FL} AT(ON)	V 0.7V L 5 A	+25°C		2.7	9	
On-Resistance Flatness (Note 7)		V+ = +2.7V, I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +1V, +1.5V, +2V	T _{MIN} to T _{MAX}			11	Ω
		V+ = +3.6V,	+25°C	-0.1		+0.1	
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF), INC_(OFF)	V _{COM} = +0.3V, +3V, V _{NO} or V _{NC} = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
COM Off Lackage Current		V+ = +3.6V,	+25°C	-0.1		+0.1	
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	V _{COM} = +0.3V, +3V, V _{NO} or V _{NC} = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
COM_ On-Leakage Current (Note 8)		V+ = +3.6V, V _{COM} _ = +0.3V, +3.0V,	+25°C	-0.2		+0.2	n 1
	ICOM_(ON)	V_{NO} or V_{NC} = +0.3V, +3V, or floating	T _{MIN} to T _{MAX}	-4		+4	nA

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V+ = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V+ = +3V, T_A = +25^{\circ}C.)$ (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS T _A		MIN	TYP	MAX	UNITS
DYNAMIC			•				
			+25°C		57	150	
Turn-On Time	ton	V_{NO} or V_{NC} = +1.5V, R_L = 300 Ω , C_L = 35pF, Figure 2	T _{MIN} to			170	ns
		V 15V	+25°C		24	60	
Turn-Off Time	toff	V_{NO} or V_{NC} = +1.5 V , R_L = 300 Ω , C_L = 35pF, Figure 2	N_{NO} or N_{NC} = +1.5V, R_{L} = 300 Ω , C_{L} = 35pF, Figure 2 T_{MAX}			70	ns
Break-Before-Make			+25°C		33		
(MAX4749/MAX4750 Only) (Note 8)	tBBM	V_{NO} or V_{NC} = +1.5V, R_L = 300 Ω , C_L = 35pF, Figure 3	T _{MIN} to	1			ns
Charge Injection	Q	V _{GEN} = 0V, R _{GEN} = 0, C _L = 1.0nF, Figure 4 +25°C			7		рС
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		250		MHz
Off-Isolation (Note 9)	V _{ISO}	$f = 1MHz$, $V_{NO} = 1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-72		dB
Crosstalk (Note 10)	VcT	$f = 1MHz$, $V_{NO} = 1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 6	+25°C		84		dB
NO_ or NC_ Off-Capacitance	Coff	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	C _C OM_(OFF)	f = 1MHz, Figure 7	+25°C		20		рF
COM_ On-Capacitance	C _{COM_(ON)}	f = 1MHz, Figure 7	+25°C		40		рF
LOGIC INPUT							
Input Logic High	VIH			2			V
Input Logic Low	VIL					0.8	V
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V+$		-1	+0.005	+1	μΑ
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	I+	$V+ = +5.5V$, $V_{IN} = 0V$ or $V+$, all switches on or off		0.0001	1	μΑ	

ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V+ = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V+ = +5V, T_A = +25$ °C.) (Notes 3, 4)

PARAMETER	SYMBOL	SYMBOL CONDITIONS TA		MIN	TYP	MAX	UNITS	
ANALOG SWITCH			'					
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V	
		V+ = +4.5V,	+25°C		8.2	25		
On-Resistance	Ron	ICOM_ = 5mA, V _{NO_} or V _{NC_} = +3.0V	T _{MIN} to			30	Ω	
On-Resistance Matching			+25°C		0.1	3		
Between Channels (Notes 5, 6)	ΔR _{ON}	V+ = +4.5V, I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +3.0V	T _{MIN} to			4	Ω	
On Desistance El I			+25°C		2.2	5		
On-Resistance Flatness (Notes 7)	RFLAT(ON)	V+ = +4.5V, I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +1V, +2V, +3V	T _{MIN} to			7	Ω	
		V+ = +5.5V,	+25°C	-0.1		+0.1		
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF), INC_(OFF)	V _{COM} = +1V, +4.5V, V _{NO} or V _{NC} = +4.5V, +1V	T _{MIN} to	-2		+2	nA	
		V+ = +5.5V.	+25°C	-0.1		+0.1		
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	V _{COM} = +1V, +4.5V, V _{NO} or V _{NC} = +4.5V, +1V	T _{MIN} to	-2		+2	nA	
COM_ On-Leakage Current		V+ = +5.5V, VCOM_ = +1V, +4.5V,	+25°C	-0.2		+0.2	nA	
(Note 8)	ICOM_(ON)	V_{NO} or V_{NC} = +1V, +4.5V, or floating	T _{MIN} to	-4		+4		
DYNAMIC								
	ļ	V_{NO} or V_{NC} = +3.0V,	+25°C		36	85	ļ	
Turn-On Time	ton	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			95	ns	
		V_{NO} or $V_{NC} = +3.0V$,	+25°C		19	45		
Turn-Off Time	toff	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			55	ns	
Break-Before-Make		V_{NO} or $V_{NC} = +3.0V$,	+25°C		14			
(MAX4749/MAX4750 Only) (Note 8)	t _{BBM}	$R_L = 300\Omega$, $C_L = 35pF$, Figure 3	T _{MIN} to	1			ns	
Charge Injection	Q	V _{GEN} = 0V, R _{GEN} = 0, C _L = 1.0nF, Figure 4	+25°C		9		рС	
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		250		MHz	
Off-Isolation (Note 9)	V _{ISO}	$f = 1MHz$, $V_{NO}=1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-72		dB	

50Ω Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)


 $(V+ = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V+ = +5V, T_A = +25^{\circ}C.)$ (Notes 3, 4)


PARAMETER	SYMBOL	CONDITIONS T _A		MIN	TYP	MAX	UNITS
Crosstalk (Note 10)	V _{CT}	$f = 1MHz$, $V_{NO} = 1V_{RMS}$, $R_L = 50Ω$, $C_L = 5pF$, Figure 6 +25°C			-84		dB
NO_ or NC_ Off-Capacitance	Coff	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	C _C OM_(OFF)	f = 1MHz, Figure 7	+25°C		20		рF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 7 +25°C			40		рF
LOGIC INPUT							
Input Logic High	VIH			2			V
Input Logic Low	V _{IL}					0.8	V
Input Leakage Current	I _{IN}	V _{IN} _ = 0V or V+		-1	+0.005	+1	μΑ
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	l+	$V+=+5.5V$, $V_{IN}=0V$ or $V+$, all switches on or off		0.0001	1	μΑ	


- **Note 3:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
- **Note 4:** UCSP parts are 100% tested at +25°C only, and are guaranteed by design over temperature. TSSOP parts are 100% tested at +85°C and guaranteed by design over temperature.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$
- Note 6: UCSP on-resistance matching between channels is guaranteed by design.
- **Note 7:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
- Note 8: Guaranteed by design.
- Note 9: Off-isolation = $20 \log_{10} (V_{NO}/V_{COM})$, V_{NO} = output, V_{COM} = input to off switch.
- Note 10: Between any two switches.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$








Typical Operating Characteristics (continued)

 $(T_A = +25$ °C, unless otherwise noted.)



Pin Description—TSSOP

	PIN			NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750	NAME	FUNCTION
1, 3, 8, 11	_	_	_	NO1-NO4	Analog-Switch Normally Open Terminals
_	1, 3, 8, 11	_	_	NC1-NC4	Analog-Switch Normally Closed Terminals
_	_	1, 8	_	NO1, NO3	Analog-Switch Normally Open Terminals
_	_	_	1, 8	NO1, NO2	Analog-Switch Normally Open Terminals
_	_	_	4, 11	NC1, NC2	Analog-Switch Normally Closed Terminals
_	_	3, 11	_	NC2, NC4	Analog-Switch Normally Closed Terminals
2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	_	COM1-COM4	Analog-Switch Common Terminal
_	_	_	2, 9	COM1, COM2	Analog-Switch Common Terminal
13, 5, 6, 12	13, 5, 6, 12	13, 5, 6, 12	_	IN1-IN4	Logic-Control Digital Input
_	_	_	13, 6	IN1, IN2	Logic-Control Digital Input
7	7	7	7	GND	Ground. Connect to digital ground.
14	14	14	14	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
_	_	_	3, 5, 10, 12	N.C.	No Connection. Not internally connected.

Pin Description—UCSP

	Р	IN		NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750	NAME	FUNCTION
B1, A2, C4, D2	_	_	_	NO1-NO4	Analog-Switch Normally Open Terminals
_	B1, A2, C4, D2	_	_	NC1-NC4	Analog-Switch Normally Closed Terminals
_	_	B1, C4	_	NO1, NO3	Analog-Switch Normally Open Terminals
_	_	_	B1, C4	NO1, NO2	Analog-Switch Normally Open Terminals
_			A3, D2	NC1, NC2	Analog-Switch Normally Closed Terminals
_	_	A2, D2	_	NC2, NC4	Analog-Switch Normally Closed Terminals
A1, A3, D4, D3	A1, A3, D4, D3	A1, A3, D4, D3	_	COM1-COM4	Analog-Switch Common Terminal
_	_	_	A1, D4	COM1, COM2	Analog-Switch Common Terminal
C1, A4, B4, D1	C1, A4, B4, D1	C1, A4, B4, D1	_	IN1-IN4	Logic-Control Digital Input
_	_	_	C1, B4	IN1, IN2	Logic-Control Digital Input
C3	C3	C3	C3	GND	Ground. Connect to digital ground.
B2	B2	B2	B2	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
_	_	_	A2, A4, D1, D3	N.C.	No Connection. Not internally connected.

Applications Information

Operating Considerations for High-Voltage Supply

The MAX4747–MAX4750 operate to +11V with some precautions. The absolute maximum rating for V+ is +12V (referenced to GND). When operating near this region, bypass V+ with a minimum $0.1\mu F$ capacitor to ground as close to the IC as possible.

Logic Levels

The MAX4747–MAX4750 are TTL compatible when powered from a single +3V supply. When powered from other supply voltages, the logic inputs should be driven rail-to-rail. For example, with a +11V supply, IN_ should be driven low to 0V and high to 11V. With a +3.3V supply, IN_ should be driven low to 0V and high to 3.3V. Driving IN_ rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (GND to V+) pass with very little change in RON (see the *Typical Operating Characteristics*). The bidirectional switches allow NO_, NC_, and COM_ connections to be used as either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

CAUTION: Do not exceed the absolute maximum ratings. Stresses beyond the listed ratings can cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to <20mA, add small-signal diode D1 as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +11V.

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. The most significant shift occurs when using low supply voltages (+5V or less). With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN_ and IN_ all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Test Circuits/Timing Diagrams




Figure 1. Overvoltage Protection Using External Blocking Diodes

Protection diodes D1 and D2 also protect against some overvoltage situations. Using the circuit in Figure 1, no damage results if the supply voltage is below the absolute maximum rating (+12V) and if a fault voltage up to the absolute maximum rating (V+ + 0.3V) is applied to an analog signal terminal.

UCSP Considerations

For general UCSP information and PC layout considerations, refer to Maxim Application Note *Wafer-Level Chip-Scale Packages*.

UCSP Reliability

The chip-scale package (UCSP) represents a unique package that greatly reduces board space compared to other packages. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering a UCSP. Performance through operation life test and moisture resistance is equal to conventional package technology as the waferfabrication process primarily determines it. However, this form factor may not perform equally to a packaged product through traditional mechanical reliability tests.

Mechanical stress performance is a greater consideration for a UCSP. UCSP solder joint contact integrity must be considered since the package is attached through direct solder contact to the user's PC board. Testing done to characterize the UCSP reliability performance shows that it is capable of performing reliably through environmental stresses. Results of environmental stress test and additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

50Ω Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Test Circuits/Timing Diagrams (continued)




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation/On-Channel Bandwidth




Figure 7. Channel Off/On-Capacitance




Figure 6. Crosstalk

_Ordering Information (continued)

PART	PART TEMP RANGE		TOP MARK	
MAX4748EUD	-40°C to +85°C	14 TSSOP	_	
MAX4748EBE-T*	-40°C to +85°C	16 UCSP-16	4748	
MAX4749EUD	-40°C to +85°C	14 TSSOP	_	
MAX4749EBE-T*	-40°C to +85°C	16 UCSP-16	4749	
MAX4750EUD	-40°C to +85°C	14 TSSOP	_	
MAX4750EBE-T*	-40°C to +85°C	16 UCSP-16	4750	

Note: Requires special solder temperature profile described in the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. See the UCSP Reliability section for more information.


_Chip Information

TRANSISTOR COUNT: 130

PROCESS: CMOS


50Ω Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

Pin Configurations/Truth Tables (continued)




Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.