

MAXIM

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

General Description

The MAX4695 is a low-voltage, dual single-pole/double-throw (SPDT) analog switch that operates from a single +1.8V to +5.5V supply. The MAX4695 features break-before-make switching action with a $t_{ON} = 30\text{ns}$ and $t_{OFF} = 18\text{ns}$ at +3V.

When powered from a +2.7V supply, the device has a 60Ω (max) on-resistance (R_{ON}), with 3Ω (max) R_{ON} matching and 10Ω max R_{ON} flatness. The digital logic inputs are 1.8V-logic compatible from a +2.7V to +3.3V supply. The MAX4695 is available in both a space-saving 12-pin QFN (3mm x 3mm) package and a 10-pin μ MAX package.

Applications

- MP3 Players
- Battery-Operated Equipment
- Relay Replacement
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communications Circuits
- PCMCIA Cards
- Cellular Phones
- Modems

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Features


- ◆ 3mm x 3mm 12-Pin QFN Package
- ◆ Guaranteed On-Resistance:
60Ω (max) (+2.7V supply)
25Ω (typ) (+5V supply)
- ◆ Guaranteed Match Between Channels: 3Ω (max)
- ◆ Guaranteed Flatness Over Signal Range:
10Ω (max)
- ◆ Guaranteed Low Leakage Currents:
100pA (max) at +25°C
- ◆ Switching Time: $t_{ON} = 30\text{ns}$, $t_{OFF} = 18\text{ns}$
- ◆ +1.8V to +5.5V Single-Supply Operation
- ◆ Rail-to-Rail® Signal Handling
- ◆ -3dB Bandwidth: >300MHz
- ◆ Low Crosstalk: -82dB (1MHz)
- ◆ High Off-Isolation: -75dB (1MHz)
- ◆ Low 4pC Charge Injection
- ◆ THD: 0.03%
- ◆ +1.8V CMOS-Logic Compatible

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4695EGC	-40°C to 85°C	12 QFN
MAX4695EUB	-40°C to 85°C	10 μ MAX


Pin Configurations

TOP VIEW



MAX4695		
IN_	NO_	NC_
0	OFF	ON
1	ON	OFF

SWITCHES SHOWN FOR LOGIC "0" INPUT



MAX4695

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to GND)

V ₊	-0.3V to +6V
All Other Pins (Note 1)	-0.3V to (V ₊ + 0.3V)
Continuous Current COM _– , NO _– , NC _–	±20mA
Peak Current COM _– , NO _– , NC _– (pulsed at 1ms, 10% duty cycle)	±40mA
ESD per Method 3015.7	2kV

Continuous Power Dissipation (T_A = +70°C)

10-Pin µMAX (derate 4.7mW/°C above +70°C) 330mW

12-Pin QFN (derate 11.9mW/°C above +70°C) 952mW

Operating Temperature Range -40°C to +85°C

Storage Temperature Range -65°C to +150°C

Lead Temperature (soldering, 10s) +300°C

Note 1: Signals on IN_–, COM_–, NO_–, and NC_– exceeding V₊ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V₊ = +2.7V to +3.3V, V_{IH} = +1.4V, V_{IL} = +0.5V, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V₊ = +3V and T_A = +25°C.) (Notes 2, 9)

PARAMETER	SYMBOL	CONDITION	T _A	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_–} , V _{NO_–} , V _{NC_–}			0	V ₊		V
On-Resistance	R _{ON}	V ₊ = +2.7V, I _{COM_–} = 1mA, V _{NO_–} or V _{NC_–} = +1.4V	+25°C	40	60		Ω
			T _{MIN} to T _{MAX}		70		
On-Resistance Match Between Channels (Note 3)	ΔR _{ON}	V ₊ = +2.7V, I _{COM_–} = 1mA, V _{NO_–} or V _{NC_–} = +1.4V	+25°C	0.5	3		Ω
			T _{MIN} to T _{MAX}		4		
On-Resistance Flatness (Note 4)	R _{FLAT (ON)}	V ₊ = +2.7V, I _{COM_–} = 1mA, V _{NO_–} or V _{NC_–} = +1V, +1.4V, +1.8V	+25°C	6	10		Ω
			T _{MIN} to T _{MAX}		15		
NO _– , NC _– Off-Leakage Current (Note 5)	I _{NO_–(OFF)} , I _{NC_–(OFF)}	V ₊ = +3.3V, V _{COM_–} = +0.3V, +3V V _{NO_–} or V _{NC_–} = +3V, +0.3V	+25°C	-0.1	±0.01	0.1	nA
			T _{MIN} to T _{MAX}	-1		1	
COM _– On-Leakage Current (Note 5)	I _{COM_–(ON)}	V ₊ = +3.3V, V _{COM_–} = +0.3V, +3V V _{NO_–} or V _{NC_–} = +0.3V, +3V, or floating	+25°C	-0.2	±0.01	0.2	nA
			T _{MIN} to T _{MAX}	-2		2	
DYNAMIC							
Turn-On Time	t _{ON}	V _{NO} or V _{NC_–} = +1.5V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	24	30		ns
			T _{MIN} to T _{MAX}		40		
Turn-Off Time	t _{OFF}	V _{NO} or V _{NC_–} = +1.5V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C	12	18		ns
			T _{MIN} to T _{MAX}		20		
Break-Before-Make Time (Note 6)	t _{BBM}	V _{NO} or V _{NC_–} = +1.5V, R _L = 300Ω, C _L = 35pF, Figure 3	+25°C	12			ns
			T _{MIN} to T _{MAX}	2			
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = 0, C _L = 1.0nF, Figure 4			4		pC
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out, Figure 5			300		MHz
Off-Isolation (Note 7)	V _{ISO}	f = 1MHz, R _L = 50Ω, C _L = 5pF, Figure 5			-75		dB

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

($V_+ = +2.7V$ to $+3.3V$, $V_{IH} = +1.4V$, $V_{IL} = +0.5V$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_+ = +3V$ and $T_A = +25^\circ C$.) (Notes 2, 9)

PARAMETER	SYMBOL	CONDITION	TA	MIN	TYP	MAX	UNITS
Crosstalk (Note 8)	V _{CT}	$f = 1MHz$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5			-82		dB
Total Harmonic Distortion	THD	$f = 20Hz$ to $20kHz$, $2Vp-p$, $R_L = 600\Omega$			0.03		%
NO _— , NC _— Off-Capacitance	C _{NO_(OFF)} , C _{NC_(OFF)}	$f = 1MHz$, $V_{NO_—}$ or $V_{NC_—} = GND$, Figure 6			7		pF
COM _— On-Capacitance	C _{COM_(ON)}	$f = 1MHz$, $V_{NO_—}$ or $V_{NC_—} = GND$, Figure 6			19		pF
DIGITAL I/O							
Input Logic High	V _{IH}				1.4		V
Input Logic Low	V _{IL}					0.5	V
Input Leakage Current	I _{IH} , I _{IL}	$V_{IN_—} = 0$ or V_+		-1	1		µA
SUPPLY							
Power-Supply Range	V ₊			1.8	5.5		V
Power-Supply Current	I ₊	$V_+ = +5.5V$, $V_{IN_—} = 0$ or V_+				1	µA

ELECTRICAL CHARACTERISTICS—Single +5V Supply

($V_+ = +4.5V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_+ = +5V$ and $T_A = +25^\circ C$.) (Notes 2, 9)

PARAMETER	SYMBOL	CONDITION	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_—} , V _{NO_—} , V _{NC_—}			0	V ₊		V
On-Resistance	R _{ON}	$V_+ = +4.5V$, I _{COM_—} = 1mA, V _{NO_—} or V _{NC_—} = +3.5V	+25°C		25	35	Ω
			T _{MIN} to T _{MAX}			40	
On-Resistance Match Between Channels (Note 3)	ΔR _{ON}	$V_+ = +4.5V$, I _{COM_—} = 1mA, V _{NO_—} or V _{NC_—} = +3.5V	+25°C		0.5	2	Ω
			T _{MIN} to T _{MAX}			3	
On-Resistance Flatness (Note 4)	R _{FLAT (ON)}	$V_+ = +4.5V$, I _{COM_—} = 1mA, V _{NO_—} or V _{NC_—} = +1V, +2.5V, +3.5V	+25°C		4	8	Ω
			T _{MIN} to T _{MAX}			10	
NO _— , NC _— Off-Leakage Current (Note 5)	I _{NO_(OFF)} , I _{NC_(OFF)}	$V_+ = +5.5V$, V _{COM_—} = +1V, +4.5V V _{NO_—} or V _{NC_—} = +4.5V, +1V	+25°C	-0.1	±0.01	0.1	nA
			T _{MIN} to T _{MAX}	-1		1	
COM _— On-Leakage Current (Note 5)	I _{COM_(ON)}	$V_+ = +5.5V$, V _{COM_—} = +1V, +4.5V V _{NO_—} or V _{NC_—} = +1V, +4.5V, or floating	+25°C	-0.2	±0.01	0.2	nA
			T _{MIN} to T _{MAX}	-2		2	
DYNAMIC							
Turn-On Time	t _{ON}	V _{NO_—} , V _{NC_—} = +3V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		17	25	ns
			T _{MIN} to T _{MAX}			30	
Turn-Off Time	t _{OFF}	V _{NO_—} , V _{NC_—} = +3V, R _L = 300Ω, C _L = 35pF, Figure 2	+25°C		8	15	ns
			T _{MIN} to T _{MAX}			20	

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFNswitch

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

($V_+ = +4.5V$ to $+5.5V$, $V_{IH} = +2.0V$, $V_{IL} = +0.8V$, $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise noted. Typical values are at $V_+ = +5V$ and $T_A = +25^\circ C$.) (Notes 2, 9)

PARAMETER	SYMBOL	CONDITION	TA	MIN	TYP	MAX	UNITS
Break-Before-Make Time (Note 6)	t _{BBM}	$V_{NO_}$, $V_{NC_} = +3V$, $R_L = 300\Omega$, $C_L = 35pF$, Figure 3	+25°C	9			ns
			T _{MIN} to T _{MAX}	2			
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1.0nF$, Figure 4			8		pC
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out, Figure 5			300		MHz
Off-Isolation (Note 7)	V _{ISO}	$f = 1MHz$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5			-75		dB
Crosstalk (Note 8)	V _{CT}	$f = 1MHz$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5			-82		dB
Total Harmonic Distortion	THD	$f = 20Hz$ to $20kHz$, $2Vp-p$, $R_L = 600\Omega$			0.02		%
DIGITAL I/O							
Input Logic High	V _{IH}			2.0			V
Input Logic Low	V _{IL}				0.8		V
Input Leakage Current	I _{IH} , I _{IL}	$V_{IN_} = 0$ or V_+		-1	1		µA
SUPPLY							
Power-Supply Range	V ₊			1.8	5.5		V
Positive Supply Current	I ₊	$V_+ = +5.5V$, $V_{IN} = 0$ or V_+			1		µA

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 3: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 4: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Note 5: Leakage currents are 100% tested at $T_A = +85^\circ C$. Limits across the full temperature range are guaranteed by correlation.

Note 6: Guaranteed by design.

Note 7: Off-Isolation = $20\log_{10}(V_{COM_}/V_{NO_})$, $V_{COM_}$ = output, $V_{NO_}$ = input to off switch.

Note 8: Between any two switches.








Note 9: $-40^\circ C$ specifications are guaranteed by design.

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)








MAX4695



Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Typical Operating Characteristics (continued)

($T_A = +25^\circ\text{C}$, unless otherwise noted.)



Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Pin Description

PIN		NAME	FUNCTION
μ MAX	QFN		
1	12	IN1	Digital Control Input Switch 1
2	1	NO1	Analog Switch 1—Normally Open Terminal
3	2	GND	Ground
4	3	NO2	Analog Switch 2—Normally Open Terminal
5	4	IN2	Digital Control Input Switch 2
6	5	COM2	Analog Switch 2—Common Terminal
—	6, 10	N.C.	No Connection. Not internally connected.
7	7	NC2	Analog Switch 2—Normally Closed Terminal
8	8	V+	Positive Supply Voltage Input
9	9	NC1	Analog Switch 1—Normally Closed Terminal
10	11	COM1	Analog Common Switch 1

Detailed Description

The MAX4695 is a low-voltage, dual single-pole/double-throw (SPDT) analog switch that operates from a single +1.8V to +5.5V supply. When powered from a +2.7V supply, the device has a 60Ω (max) on-resistance (R_{ON}), with 3Ω (max) R_{ON} matching and 10Ω (max) R_{ON} flatness. The digital logic inputs are 1.8V-logic compatible from a +2.7V to +3.3V supply.

Applications Information

Digital Control Inputs

The MAX4695 logic inputs are 1.8V CMOS logic compatible for 3V operation and TTL compatible for 5V operation of V+. Driving IN_ rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) are passed with very little change in on-resistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to <20mA, add

a small signal diode (D1) as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog range to a diode drop (about 0.7V) below V+ (for D1), and a diode drop above ground (for D2). On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +6V.

Adding protection diode D2 causes the logic threshold to be shifted relative to GND. TTL compatibility is not guaranteed when D2 is added.

Protection diodes D1 and D2 also protect against some overvoltage situations. In the circuit in Figure 1, if the supply voltage is below the absolute maximum rating, and if a fault voltage up to the absolute maximum rating is applied to an analog signal pin, no damage will result.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

MAX4695

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Test Circuits/Timing Diagrams (continued)

MAX4695




Figure 5. Off-Isolation/On-Channel Bandwidth, Crosstalk





Figure 6. Channel Off/On Capacitance

Chip Information

TRANSISTOR COUNT: 130

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Package Information



NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. - 1994.
3. N IS THE NUMBER OF TERMINALS.
4. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
5. THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. THE SHAPE SHOWN ON FOUR CORNERS ARE NOT ACTUAL I/O.
9. PACKAGE WARPAGE MAX 0.05mm.
10. APPLIED FOR EXPOSED PAD AND TERMINALS.
EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
11. APPLIED ONLY FOR TERMINALS.
12. MEETS JEDEC MO220.

S. N. E. S.	COMMON DIMENSIONS			T _{0.1} E
	MIN.	NOM.	MAX.	
A	—	0.90	1.00	
A1	0.00	—	0.05	11
A2	—	0.65	0.80	
A3	0.20	REF.		
D	3.00	BSC		
D1	2.75	BSC		
E	3.00	BSC		
E1	2.75	BSC		
B	—	12*		
P	0.24	0.42	0.60	
R	0.13	0.17	0.23	

S. N. E. S.	PITCH VARIATION C			PITCH VARIATION D			T _{0.1} E
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
N1	0.50	BSC		0.50	BSC		
N	—	—	—	—	—	—	
Nd	3	—	3	4	—	3	
Ne	3	—	3	4	—	3	
L	0.50	0.60	0.75	0.30	0.40	0.55	
b	0.18	0.23	0.30	0.18	0.23	0.30	4
Q	0.30	0.40	0.65	0.00	0.20	0.45	
D2	SEE EXPOSED PAD VARIATION:A			D2	SEE EXPOSED PAD VARIATION:A		
E2	SEE EXPOSED PAD VARIATION:A			E2	SEE EXPOSED PAD VARIATION:A		


SYMBOLS	D2			E2			NOTE
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
EXPOSED PAD VARIATIONS	A	0.95	1.10	1.25	0.95	1.10	1.25

MAXIM				
PROPRIETARY INFORMATION				
TITLE: PACKAGE OUTLINE, 12,16L QFN, 3x3x0.90 MM				
APPROVAL	DOCUMENT CONTROL NO.	REV	C	2/2

Low-Voltage, 60Ω Dual SPDT Analog Switch in QFN

Package Information (continued)

MAX4695



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

11