

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21354 design kit is an evaluation board for the DS21354. The DS21354DK is intended to be used as a daughter card with either the DK2000 or the DK101 motherboards. The board is complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

ORDERING INFORMATION

PART	DESCRIPTION
DS21354DK	DS21354 Design Kit Daughter Card
	in the of

DS21354DK T1 Single-Chip Transceiver Design Kit Daughter Card

FEATURES

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS21354
- High-Level Software Provides Visual Access to Registers
- Software Controlled (Register Mapped) Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω T1
- Multitap Transformer to Facilitate True Impedance Matching for 75Ω and 100Ω/120Ω Paths
- Network Interface Protection for Overvoltage and Overcurrent Events
- Testpoints and Prototype Area Available for Further Customization






TABLE OF CONTENTS

3
4
4
4
4
5
5
7
7
7
7

LIST OF TABLES

Table 1. Daughter Card Address Map	5
Table 2. CPLD Register Map	5

COMPONENT LIST

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1µF 10%, 16V ceramic capacitors (0603) Digi-Key		311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1µF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1µF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24–C27	4	0.22µF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4–DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24µH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3			P51.1FCT-ND
R2, R3, R58, R59	4	0Ω 5%, 1/8W resistors (1206) Digi-Key		P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805) Digi-Key		P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805) Digi-Key		P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805) Digi-Key P		P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	—	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Ω 1%, 1/8W resistor (0805) Digi-Key 9C0805	
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206) Digi-Key P61.		P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206) Digi-Key P49.		P49.9FCT-ND
RJ1	1			43223
SW1	1	Switch DPDT slide 6-pin TH Avnet		SSA22
T1	1	XFMR 16-pin SMT Pulse Engineering		TX1099
U1–U4, U6	5	5 BBUS switch 10-bit CMOS, 150-mil, 24-pin SO IDT		IDTQS3R861Q
U5	1			XC95144XL- 10TQ100C
U7–U10	4			IDTQS3125Q
U11	1			DS2156L
Z1, Z6–Z8	4			P1800SCMC
Z2, Z3	2	2 58V, 500A Sidactor Teccor Electronics P06		P0640SCMC
Z4, Z5	2			P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

BASIC OPERATION

This design kit relies upon several supporting files, which can be downloaded from our website at <u>www.maxim-ic.com/DS21354DK</u>.

Hardware Configuration

Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If the default installation options were used, click the Start button on the Windows toolbar and select Programs→ChipView→ChipView.

General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the 120Ω line build-out configuration setting is needed to cover 75Ω E1 and 120Ω E1.

Quick Setup (Demo Mode)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select DS21354_E1_DSNCOM_DRVR.cfg.
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

Quick Setup (Register View)

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS21354.def.
- The Register View screen appears, showing the register names, acronyms, and values. Note: During the definition file load process, all registers are initialized according to the init value filed in the definition file (because the SETUP field in the .def file is turned on).
- Predefined register settings for several functions are available as initialization files.
 - INI files are loaded by selecting the menu <u>File $\rightarrow Reg$ </u> Ini File $\rightarrow Load$ Ini File.
 - Load the INI file DS21354e1_fas_crc4_cas.ini.
 - After loading the INI file the following may be observed:
 - The RLOS LED extinguishes upon external loopback.
 - The device is now configured for E1 FAS with CRC4 and CAS.

Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS21354 daughter card.
- The definition file for this CPLD is named DS215x_35x_CPLD_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download in the section marked "File Locations."

REGISTER MAP

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x3000000 for slot 0 0x40000000 for slot 1 0x50000000 for slot 2 0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

Table 1. Daughter Card Address Map

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Single-Chip Transceiver	Board is populated with one of the following: DS2155, DS2156, DS21352, or DS21354. Please see the data sheet(s) for details.

Registers in the CPLD can be easily modified using ChipView.exe, a host-based user interface software, along with the definition file named *DS215x_35x_CPLD_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

CPLD Register Map

Table 2. CPLD Register Map

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

ID Registers

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

Control Registers

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with <u>both</u> 1.544MHz and 2.048MHz.

SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
	—	—		MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
—	—	—		MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION		
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4		
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3		
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2		
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1		

SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)

(LSB)

(()										
_	_	_		TSS_RS	TCL_RC	RSY_RC	TSY_RC				

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect TSYSCLK to RCLK 1 = Open Switch 3.1

SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

(MSB)							(LSB)	
_	_	_	_	URCLK_2048	UTCLK_2048	RSER_TSER	RSYNC_TSYNC	
NA	ME	POSI	TION	FUN	CTION			

	1001101			
URCLK 2048	SWITCH4.3	0 = Connect UR_CLK (TSSY	NC) to 2.048N	/Hz
UKCLK_2040	500110114.5	1 = Open Switch 4.4		
UTCLK 2048	SWITCH4.2	0 = Connect UT_CLK (TCHC	LK) to 2.048N	1Hz
010LK_2040	3WIICH4.2	1 = Open Switch 4.3		
RSER TSER	SWITCH4.1	0 = Connect RER to TSER		
ROER_IOER		1 = Open Switch 4.2		
RSYNC TSYNC		0 = Connect RSYNC to TSY	٧C	
Romo_lome	3001004.0	1 = Open Switch 4.1		

LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)							(LSB)
—	—	_	—	—	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
—	LEVELS1.3	_
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

Note (DS2156 only): When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

DS21354 INFORMATION

For more information about the DS21354, please consult the DS21354 data sheet available on our website at <u>www.maxim-ic.com/DS21354</u>. Software downloads are also available for this design kit.

DS21354DK INFORMATION

For more information about the DS21354DK, including software downloads, please consult the DS21354DK data sheet available on our website at <u>www.maxim-ic.com/DS21354DK</u>.

TECHNICAL SUPPORT


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


SCHEMATICS


The DS21354DK schematics are featured in the following 13 pages.


1	8		7	6	5	4	з	
	D							
	c		DS2156	5, DS2	2155, I	JS2135	Y DES	IGN
	в							
	3. TX AND 4. TIM ADD 5. CPLD AD 6. UTOPIA: 7. TESTPOI 8. UTOPIA: 9. SWITCHI 10. SUPPLY 11. SCT TE	PULATIC RX ANAL RESS AN DRESS I TIM HE NTS FOR NETLIS NG FOR DECOUF STPOINT	LOG PATHS ID DATA BUS DATA CONNECTIONS, BIAS CADER AND BUS SWITCHES OUTOPIA 2 ST ASSOCIATIONS CLOCKS AND TDM PLING TS		1354)			
	12. NETLIS 13. PART C	T CROSS	-REFERENCE				ENGINEER:	052156DKØ2 6WS
	8		7	б	5	4	3	

	8	7	6	5	4	З	
ם	DS215		DUDD4 83 74 RCLK 82 RCLK RLINK 73 RLINK RSYSCLK 92 RSYNC RCHCLK 92 RCHCLK RSYSCLK 79 RLINK RSYSCLK 79 RLILK RDATA 85 RDATA RDATA 85 RDATA RFSYNC 97 RFSYNC		97 97 ₩ TCHBLK <u>33 TCHB</u> RCHBLK <u>1 RCHB</u>		
с	RRINC RPOSI RNEGJ RCLKJ RPOSC RNEGC RCLKC BXCLF RCL LIUC	3 17 RRING 1 85 RPOSI 1 87 RNEGI 1 88 RCLKI 2 91 RPOSO 2 92 RNEGO 2 89 RCLKO	DS215 TQFI	56	RLOS/LOTC 99 RLOS INT# 25 INT CS# 75 CS D/AD(7) 65 D_AD D/AD(5) 64 D_AD D/AD(5) 63 D_AD D/AD(4) 62 D_AD D/AD(3) 59 D_AD D/AD(2) 58 D_AD D/AD(1) 57 D_AD	- - 5 - - - - - - - - - - - - - - - - -	
в	TTIP TRING TPOSJ TNEGJ TCLKS TNEGC TCLKC JTMS	I 38 TPOSI I 39 TNEGI I 40 TCLKI D 43 TPOSO D 42 TCLKO		A	D/AD 55 D_AD LE/AS/A 73 A7 A 72 A6 A 71 A5 A 70 A4 A 30 69 A3 A 20 68 A2 A 10 67 A1 A 60 65 A0	2 - - - -	
A	JTR51 JTD1 JTCL+ JTD0	T 5 JTRST 7 JTDI 4 JTCLK 10 JTDO SSSSS202 10 SSS202 10 SSS2	E DVSS2 B DVSS3 ESIBS DVSS4 ESIBS ESIBS LIOPN B UOP0 LIOP1 9 UOP1 LIOP2 15 UOP2 LIOP2 23 UOP3	RSFR 95 MCLK 21 MCLK 21 MCLK 21 MCLK RMSYNC RMSYNC RMSYNC RMSYNC RMSYNC RMSYNC BPCLK 3 BPCLK BPCLK 3 BPCLK 15TRST 14 TSTRST RMST RMST RMST RMST RMST RMST RM	2 2 2	- JS M B TITLE: D: FNGINFFD:	S2156DK02
	8	7	б	5	4	3	
-			l	ļ	ļ	<u>.</u>	I










			r			r	
	8	7	6	5	4	З	
D		15		ſ	1		
		CONN_50P1		CONN_50P	1		
с	RXDATA_0 RXDATA_2 GND RXDATA_5 RXDATA_7	1 1 2 2 RXDATA 3 3 4 RXDATA 5 5 6 RXDATA 7 7 8 RXDATA 9 9 10 GND 11 11 12 12 13 14 14 15 15 16 17 19 18	_3 _4 _5 _	TXDATA_0 1 1 2 TXDATA_2 3 4 GND 5 5 TXDATA_5 7 8 TXDATA_5 7 8 TXDATA_5 7 8 11 11 12 13 13 14 15 15 16 17 17 16 19 19 20	TXDATA_3 TXDATA_4 TXDATA_6 GND GND 4 5 8	A10 A11	<u></u> O1
		19_19_2020 GND	L	¹⁹ —19 20—4 21—21 22—4		_A12	1.0 TI
в	RXADDRØ RXADDR2	21 21 22 22 RXSOC 23 23 24 24 25 25 26 26 27 27 28 28 29 29 30 30 31 31 32 32 33 33 4 34 35 35 36 36 37 37 38 38 RXADDR 39 39 40 GND	<u>L</u>	21 21 22 23 TXADDRØ 23 23 24 2 GND 25 25 25 2 TXADDR3 27 27 28 2 TXCLAVØ 29 29 31 32 3 31 31 31 32 3 34 35 35 35 36 3 37 39 39 40 4 41 41 42 4	4 TXADDR1 5 TXADDR2 18 TXADDR4 10 GND 12 14 TXENABLE 15 2 [№] 1 UT CLK 18 19 10 10 10 10 10 10 10 10 10 10	CLK1544	<u>1</u> 0 TI 4_T <u>1</u> 0 TI _T <u>1</u> 0 TI
A	RXADDR3 RXCLAVØ GND UR_CLK 1 S1.Y	41 41 42 42 RXADDR 43 43 44 44 45 45 45 46 46 47 47 48 48 RXENB 2 49 49 50 50 ADTECH RX		41 41 42 4 43 43 44 4 45 45 45 4 47 47 48 4 49 49 50 5 ADTECH T	4 5 8 0	ENGINEER:	S2156DKØ2
	8	7	6	5	4	3	
L				1			

Γ	8	7	6	5	4	З	
ם	RXADDRØ	RXA_1		RXSOC	RXENA BPCLK RXSOC RCHBLK		
		_		TXADDRØ			T2
		<u> </u>		TXADDR1	TXA_1 TCHBLK		
	RXADDR4	<u> </u>		TXADDR2	TXA_2_TXCLAV_1		
c		RXCLAV_0 RSER		TXADDR3 -			
				TXADDR4	TXA_4_TXCLAV_3		
		RXDATA_0 RLINK					
в	UR_DATA1	- RXDATA_1 - RLCLK					
		- RXDATA_2 - RPOSI			TXDATA_0 TNEGI		
	UR_DATA3	_		TXDATA_1 -	TXDATA_1 TCLKI		
	RXDATA_4	— RCLKI —					
A		RCLKO			<u>TXDATA_3</u> TNEGO		
		_		TXDATA_4 -	TXDATA_4		
	RXDATA_7 UR_DATA7				TXDATA_5		
						TITLE: D Engineer:	S2156DKØ2
	8	7	Б	5	4	3	WS

Г	8	7	6	5	4	З	
<u>а</u>	<u>SW1_B0</u> SW1_B.	U8 IDTQS3125 1 NC1 UCC 15 2EN 2 10E* 30E* 12 1EN 5 20E* 40E* 15 44_T 3 IA 1Y 4 6 2A 2Y 7 11 3A 3Y 12 44 A4 4Y 13 6 GND NC2 9				1 _ 1 SW3_BØEN 2 SW3_BIEN 5 2 TSYSCLK 3 RSYSCLK 6 2 TCLK 11 TSSYNC 14	J7 IDTQS3125 NC1 UC 10E* 30E 20E* 40E 1A I 22A 2 3A 3 3A 3 3A 4 3ND NC
с		- OPLD RECISTER ØXII OGIC Ø COSES SWIICH OGIC I OPENS SWIICH	PED			BUILT SWITCH 3 LOGIC 1 LOGIC 1	IS MEMOR EGISTER Ø: CLOSES SW OPENS SWI
В		IEN SOL IE 1EN 20E* 40E* 15 48 3 1A 1Y 4 6 2A 2Y 7 11 3A 3Y 10 14 4A 4Y 13 8 GND NC2 9	AV3-3 SW2_BZEN SW2_BZEN TSYSCLK RSYSCLK TCLK MCLK		GREEN DS1	1 NC SW4_BØEN 2 10 SW4_BIEN 5 20 RSYNC 3 14 RSER 6 24 CLK2Ø48 11 34 14 44 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	DTQS3125 1 vcc E* 30E* E* 40E* 1 v 2 v 3 3v 4 v ID NC2
A		WITCH 2 IS MEMORY MAP O PLD RECISTER 812 OGIC RCLOSES SWITCH OGIC I OPENS SWITCH	ISE RSE ICL RCL ISY RSY	$\begin{array}{c c} 12 \\ \hline & 1 \\ \hline & 1 \\ \hline & NC1 \\ \hline & BE \\ \hline \\ R \\ \hline \\ \\ R \\ \hline \\ \hline$	23 PPC_TUMEN TOP 22 PPC_TXD 21 PPC_RXD 20 PPC_TXCLK 19 PPC_RXCLK 18 PPC_TSYNC 17 PPC_RSYNC 16 15 14 13	TITLE:	IS MEMORY JSEES SWI JENS SWIT
						ENGINEER:)52156DKØ2 iws
	8	7	6	5	4	З	



	8	7	б	5	4	З	
		value 1		RSYNC <u>98</u> RSYNC RCHCLK <u>92</u> RCHCLK RSYSCLK <u>100</u> RSYSCLK RLCLK <u>100</u> RSYSCLK RLCLK <u>100</u> RSYSCLK RDDTA <u>95</u> RCHCLK RDDTA <u>95</u> RLCLK TCLK <u>46 TCLK</u> TLINK <u>35 TLINK</u> TSYNC <u>37 TSYNC</u>	TCHCLK 53 TCHCLK TSYSCLK 51 TSYSCLK TLCLK 52 TIBLA TSSYNC 52 TSSYNC TSSYNC 52 TSSYNC TSSYNC 648 TSIG. TSSO 49 TSIG. TSSO 49 TSIG.		
c		RRING 17 RPOSI 65 RNEGI 67 RCLKI 88 RPOSO 91 RNEGO 90 RCLKO 89 BXCLK 13 RCL 5	RTIP RRING RPOSI RNEGI RCLKI RNEGO RCLKO BXCLK RCL	DS2156 TQFP	Р Ш Р RCHBL RLOS/LOT INT CS D/AD<7 D/AD<6 D/AD<5 D/AD<4 D/AD<3 D/AD<3 D/AD<2	C 99 RLOS_LOTC * 25 INT * 75 CS > 65 D_AD7 > 64 D_AD6 > 63 D_AD5 > 62 D_AD4 > 59 D_AD3 > 58 D_AD2 - 59 D_AD3	
Е		TTIP 29 TRING 32 TPOSI 38 TNEGI 39 TCLKI 40 TPOSO 43 TNEGO 42 TCLKO 41	LIUC TTIP TRING TPOSI TNEGI TCLKI TPOSO TNEGO TCLKO		D/ADK1 D/ADK0 ALE/AS/AK7 AK6 AK5 AK4 AK3 AK2 AK1 AK0	56 D_ADØ 73 A7 72 A6 71 A5 70 A4 69 A3 68 A2 67 A1	
e		JTRST 5 JTDI 7 JTCLK 4	11MS 11KST 11KST 11CCTK 11		x 3 x 14 x 93 x 176 x 93 x 93 x 93 x 93 x 14 x 93 x 176 x 176 x 176 x 176 x 176 x 176 x 1776 x	X 55 MUX * 74 RD_DS * 77 WR_RW 3 28 N_P28 TITLE: D FNGINFEP:	52156DKØ2
	8	7	б	5	4	З	

	8		7		б		5			4	з		
								•				•	
	*** Signal Cro BXCLK	ss-Reference 2C8> 11C7:	for the entire design ***		RLINK RLOS_LOTC RLOS_LOTC_INDIC	2D5> 8B7> 11D5> 2C3> 5B2<> 11C3>			TNEGI TNEGO TPOSI	884> 288< 5A8< 1187< 288> 8A4> 1187> 8C4> 288< 5A8< 1187<		WR_RW XTALD	5C4<> 2A3 2A5> 11A4:
	AØ	406<> 504	<> 2B3< 11B3<		RMSYNC RNEGI	2A5> 8C7> 11A5> 8B7> 2C8< 5A8< 1	1674		TPOSO TRING	288> 8A4> 1187> 288> 1187> 308<			
D	A2 A3	406<> 504	<>> 2B3< 11B3< <>> 2B3< 11B3<		RNEGO RPOSI	2CB> BA7> 11C7> BB7> 2CB< 5AB< 1			TSER TSIG	8A4> 9A6<> 9B2<> 2A5< 5 8D1> 2D5< 5B6< 11D4<	AB< 11A4<		
	A4 A5		<> 2B3< 11B3<<> 2B3< 11B3		RP050 RRING	2CB> BA7> 11C7> 2CB< 3BB< 11C7<			TSSYNC	9C3<> 2D5< 586< 8A1< 11 2A5< 5A8< 11A4<	D4<		
	A6 A7	405<> 504	<> 2B3< 11B3<<> 2B3< 11B3		RSER RSIG	2A5> 8C7> 9A6<> 1 2A5> 8D7> 11A5>	9B3<> 11A5>		TSYNC TSYSCLK	2D5<> 9A6<> 9B2<> 11D5< 8D1> 9B6<> 9D3<> 9D6<>			
	AB A9	4C5<> 7B1 4B5<> 7B1	0		RSIGF	2A5> 8D7> 11A4> 2D6<> 9A6<> 9B3<	> 9C1<> 11D5<>		TTIP	11D4< 288> 1187> 3C8<			
	A10 A11	4C3<> 7C3 4C3<> 5C1			RSYSCLK	986<> 9C3<> 9D6<	> 2D6< 5A8< 11D5<		TUSEL TXADDRØ	5D2<> 2A4< 11A4< 7B5<> 8D5			
-	A12 A13	4C3<> 5C1 4B3<> 7B3			RTIP RW_T	2C8< 388< 11C7< 486<> 581<> 781<	,	· ·	TXADDR1 TXADDR2	7B4<> BC5 7B4<> BC5			
	A14 A15	4B3<> 4B3<>			RXADDRØ RXADDR1	788<> 8D8 786<> 8D8		-	TXADDR3 TXADDR4	785<> 8C5 784<> 8C5			
	BPCLK BP_EN		< 686< 6C2< 6C6<		RXADDR2 RXADDR3	788<> 808 788<> 808		•	ТХА_0 ТХА_1	6C2<> 8D4> 6C7<> 8C4>			
	BTS CLK1544_T	783<> 9D8-			RXADDR4 RXA_Ø	786<> 8C8 682<> 8D7>			TXA_2_TXCL TXA_3_TXCL	AV_2 6C7<> 6C7<> 8C4>			
	CLK2048 CLK16384_T	5D3<> 9B3 4B4<> 5D3	↔ 783↔		RXA_1 RXA_2_RXCLAV_1	687<> 8D7> 687<> 682<> 8D7>			TXA_4_TXCL TXCLAVØ	7B5<> 8B5			
С	CS CS_T	584<> 2C3 488<> 581	<> 7B3<>		RXA_3_RXCLAV_2 RXA_4_RXCLAV_3	6A7<> 6C7<> 8C7> 6A7<> 6B2<> 8C7>			TXCLAV_0 TXDATA_0	6C7<> 8B5 6C7<> 7C5<> 8B4> 8B5			
	D_ADØ D_AD1	2C3<> 4B6-	<pre><> 5C1<>> 11B3<> <>> 5C1<>> 11B3<></pre>		RXCLAVØ RXCLAV_Ø	7AB<> 8C8 6A7<> 8C7>			TXDATA_1 TXDATA_2	6C2<> 7C4<> 8B4> 8B5 6C7<> 7C5<> 8A4> 8A5			
	D_AD2 D_AD3	2C3<> 486-	<pre><> 5C1<> 11C3<> <> 5C1<> 11C3<></pre>		RXDATA_Ø RXDATA_1	687<> 7C8<> 887> 6A2<> 7C6<> 887>	888		TXDATA_3 TXDATA_4	6C2<> 7C4<> 8A4> 8A5 6C7<> 7C4<> 8A4> 8A5			
	D_AD4 D_AD5 D_AD6	2C3<> 486-	<pre><> 5C1<>> 11C3<>> <>> 5C1<>> 11C3<>> <>> 5C1<>>> 11C3<>>> <>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>></pre>		RXDATA_2 RXDATA_3 RXDATA_4	6B7<> 7C8<> 8B7> 6B2<> 7C6<> 8B7> 6B7<> 7C6<> 8B7> 6B7<> 7C6<> 8A7>	888		TXDATA_5 TXDATA_6 TXDATA_7	5C2<> 7C5<> 8A4> 8A5 5C7<> 7C4<> 8D1> 8D2 5C2<> 7C4<> 8D1> 8D2			
	D_AD7 ESIBRD		↔ 5D1 ↔ 11C3 ↔		RXDATA_5 RXDATA_5	6B2(> 7CB(> BA7> 6B7(> 7CB(> BA7> 6B7(> 7C5(> BA7>	BAB	•	TXENA TXENABLE	5C2<> 7C5<> 8D1> 8D2 5C2<> 8C1> 7B4<> 8C2			
	ESIBSØ ESIBS1	2A6<> 11A6 2A6<> 11A6	50		RXDATA_7 RXENA	6B2<> 7CB<> BA7> 6A2<> 8D4>		-	TXPRTY	6C5<>			
	INT INT_INDICATOR		> 5A2<> 11C3> 5A6<		RXENB RXPRTY	7A6<> 8D5 685<>		I	UOPØ UOP1	2A6> 8B1> 11A5> 2A6> 8C1> 11A5>			
	JTCLK JTDI	2A8< 11A7 2A8< 11A7			RXSOC SNIM_B2	687<> 786<> 8D4> 4C2<>	805		U0P2 U0P3	2A6> 11A5> 2A6> 8D4> 11A5>			
в	JTDO JTMS	288> 1187: 288< 1187	<		SNIM_B3 SNIM_B4	4C2<> 4C2<>		ι ι	UR_ADDRØ UR_ADDR1	8D8 8D8			
5	JTRST LIUC		5A6< 11B7<		SNIM_B5 SNIM_B5	4C2<> 4C2<>		ι	UR_ADDR2 UR_ADDR3	BDB BCB			
	MCLK MUX	5C4<> 2A3	<> 2A5< 11A5< < 5A8< 11A3<		SNIM_B7 SW1_BØEN	4C2<> 5A4<> 9D8<		ι	UR_ADDR4 UR_CLAV	8C8 8C8			
	NIMD8 NIMD9	4B2<> 4B2<>			SW1_B1EN SW1_B2EN	5A4<> 9D8< 5A3<> 9D6<		i	UR_CLK UR_DATAØ	982<> 6A1< 7A8< 8A2< 888			
	NIMD10 NIMD11 NIMD12	4B2<> 4B2<> 4B2<>			SW1_B3EN SW2_BØEN SW2_B1EN	5A3<> 9D6< 5A3<> 9B8< 5A3<> 9B8<		I	UR_DATA1 UR_DATA2 UR_DATA3	888 888 888			
-	NIMD12 NIMD13 NIMD14	4B2<> 4B2<>			SW2_BIEN SW2_B3EN	5A3<> 986< 5A3<> 986< 5A3<> 986<		ι ι	UR_DATA4	848 848			
	NIMD15	4C2<>	<		SW3_BØEN SW3_B1EN	5A3<> 9D3<		I	UR_DATA5	8A8 8A8			
	N_P28 PPC_RSYNC	2A3< 11A3 4C8<> 9A4			SW3_B2EN SW3_B3EN	5A3<> 9D1< 5A3<> 9D1<			UR_ENB UR_SOC	8D5 8D5			
	PPC_RXCLK PPC_RXD	4C8<> 9A4 4C8<> 9A4	0		SW4_BØEN SW4_B1EN	584<> 983< 584<> 983<			UT_ADDRØ UT_ADDR1	8D5 8C5			
	PPC_TDM_EN PPC_TSYNC	5C1<> 9A4 488<> 9A4	<>		SW4_B2EN SW4_B3EN	5B4<> 9B2< 5B4<> 9B2<		i	UT_ADDR2 UT_ADDR3	8C5 8C5			
A	PPC_TXCLK PPC_TXD	4C8<> 9A4 4C8<> 9A4	\leftrightarrow		TCHBLK TCHCLK	2D3> 8C4> 11C3> 2D5> 11D4> 8A1<		ι	UT_ADDR4 UT_CLAV	8C5 8B4>			
	RCHBLK RCHCLK	2C3> 8D4> 2D6> 8D7>	11D5>		TCK TCLK	588<> 508< 9A5<> 985<> 9C3<	> 9C6<> 2D5< 5A6<	ι	UT_CLK UT_DATAØ	982<> 6C1< 784< 8A2< 885			
	RCL RCLK	2C8> 11C7: 2D6> 9A6<:	> 9C1<>9C1<>9C1<>9D1<>11D5>		TCLKI TCLKO	.1D5< 8B4> 2B8< 5A8< 1 2B8> 8A4> 11B7>	187<	I	UT_DATA1 UT_DATA2 UT_DATA3	885 8A5 8A5			
	RCLKI RCLKO	8A7> 2C8< 2C8> 8A7>	5AB< 11C7<		TDATA TDI	205<> 00000000000000000000000000000000000		ι	UT_DATA4 UT_DATA5	845 8A5 8A5			
	RDATA RD_DS	2D6> 11D5: 5C4<> 2A3-	>		TDO TIM5V	5BB<> 5C7< 4D3<> 4D8<>		ι	UT_DATA5	8D2 8D2			
	RESET_OUT RFSYNC	486<> 581- 206> 8C7>	<> 7B1<> 11D5>		TLCLK TLINK	2D5> 8C4> 11D4> 8C4> 2D5< 5B5< 1	1D5<	L	UT_ENB UT_SOC	8C2 8B2		TITLE:	
	RLCLK	2D6> 887>	11D5>		TMS	588<> 5C7<		'	WE_T	4B6<> 5B1<> 7B1<>			DS2156DKØ2
											ENGINEER:	5WS	
	8		7			6	5			4		3	

_		i	i	i	i		
	8	7	6	5	4	З	
ם	*** Part Cross-Reference for 1 D52156_TOFP 11D7 C1 CAP 1085 C2 CAP 1085 C3 CAP 1082 C4 CAP 1082 C5 CAP 1082 C7 CAP 305 C8 CAP 1084	R R R R R R R R R R R R R R R R R	B RESI 5A2 9 RESI 5A7 10 RESI 5A7	TP23 T5 TP24 T5 TP25 T5 TP25 T5 TP28 T5 TP27 T5 TP28 T5 TP29 T5 TP29 T5 TP29 T5 TP29 T5 TP29 T5 TP31 T5	ITPNT_SNG 781 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A7 ITPNT_SNG 18A4 ITPNT_SNG 18A4		
с	C10 CAP 1024 C11 CAP 1084 C12 CAP 1082 C13 CAP 1081 C14 CAP 1081 C15 CAP 1083 C16 CAP 1083 C17 CAP 1083 C18 CAP 1083 C19 CAP 1083 C21 CAP 1083 C22 CAP 1085 C23 CAP 305 C24 CAP 305 C25 CAP 305 C26 CAP 305 C27 CAP 305 C28 CAP 1084 C30 CAP 1084 C31 CAP 1085 C32 CAP 1085 C32 CAP 1085	R R	22 RES1 SA7 23 RES1 SA7 24 RES1 SB8 25 RES1 SD7 26 RES1 SD8 27 RES1 SD8 28 RES1 SA7 29 RES1 SA6 30 RES SA3 31 RES SA3	TP33 TE TP34 TE TP35 TE TP36 TE TP37 TE U1 TE U2 TE U3 TE U3 TE U3 TE U4 TE U5 X1 U6 TE U9 TE U9 TE U10 TE U11 DE Z1 S1 Z3 S1 Z4 S1	TFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITFNT_SNG 10AS ITOS3R65LJ 6B3 ITOS3R65LJ 6B5 ITOS3R65LJ 6B5 ITOS3R55L 9B3 ITOS3125_U 9D3 ITOS3125_U 9D3 ITOS3125_U 9B7 ITOS3125_U 9B7 ITOS325_U 9B		
в	C34 CAP 1285 C35 CAP 1285 C35 CAP 1285 D51 LED SH2 D52 LED SH2 D54 LED SH2 D54 LED SH3 D55 LED SH4 D57 LED SH3 D58 LED SH4 D59 LED SH4 D59 LED SH4 D51 LED SH3 D511 LED SH3 D512 LED SH3 D513 LED SH3 D514 LED SH3 D515 LED SH3	R R R R R R R R R R R R R R R R R R R R	41 RES SA3 42 RES SA4 42 RES SA3 43 RES SA3 44 RES SA3 45 RES SA3 46 RES SA3 47 RES SA7 48 RES SA6 49 RES SA6 50 RES SA3 51 RES SB4 52 RES SB4 53 RES SB4 52 RES SB4 53 RES SA3	Z6 S1 Z7 S1 Z8 S1 Z9 S1 Z9 S1	DACTOR_2 3A4 DACTOR_2 5C4 DACTOR_2 9A4 DACTOR_2 9A4 DACTOR_2 3C4 DACTOR_2 3B4		
A	DS17 LED 585 DS18 LED 583 F1 FUSE 384 F2 FUSE 384 F3 FUSE 304 F4 FUSE 304 F5 FUSE 304 F5 FUSE 304 F5 FUSE 304 F5 FUSE 303 J1 CONN_SBP1 7D7 J3 J3 CONN_BANTAM_IPC 301 J4 J4 CONN_BANTAM_IPC 301 J5 J5 CONN_SBP2 4D3 J7 J6 CONN_SBP2 4D3 J3 J6 CONN_SBP2 4D3 J3 J7 CONN_SBP2 4D7 J11 J10 CONN_SBP2 4D7 J11 J110 CONN_SBP2 4D7 J34 J112 CONN_SBP2 4D7 J34 J13 CONN_SBP2 4D7 J34 J14 RES 3B7 R2 RES 3B7 R3 RES </th <th>R S S T T T T T T T T T T T T T T T T T</th> <th>51 RES1 5A7 J1 RJ48_CON 3C3 W1 SWITCH_DPDT_SLIDE_6P 3A6</th> <th></th> <th></th> <th>ENGINEER;</th> <th>52156DKØ2</th>	R S S T T T T T T T T T T T T T T T T T	51 RES1 5A7 J1 RJ48_CON 3C3 W1 SWITCH_DPDT_SLIDE_6P 3A6			ENGINEER;	52156DKØ2
						SI	WS
	8	7	6	5	4	з	