

EVALUATION KIT  
AVAILABLE

# MAXIM

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### General Description

The MAX3874 is a compact, dual-rate clock and data recovery with limiting amplifier for OC-48 and OC-48 with FEC SONET/SDH applications. Without using an external reference clock, the fully integrated phase-locked loop (PLL) recovers a synchronous clock signal from the serial NRZ data input. The input data is then retimed by this recovered clock, providing a clean data output. An additional serial input (SLBI $\pm$ ) is available for system-loopback diagnostic testing. Alternatively, this input can be connected to a reference clock to maintain a valid clock output in the absence of data transitions. The device also includes a loss-of-lock (LOL) output.

The MAX3874 contains a vertical threshold control to compensate for optical noise due to EDFA in DWDM transmission systems. The recovered data and clock outputs are CML with on-chip  $50\Omega$  back termination on each line. Its jitter performance exceeds all SONET/SDH specifications. The MAX3874A is the MAX3874 with a voltage-controlled oscillator (VCO) centered at 2.0212GHz.

The MAX3874 operates from a single +3.3V supply and typically consumes 580mW. It is available in a 5mm  $\times$  5mm 32-pin QFN with exposed pad package and operates over the -40°C to +85°C temperature range.

### Applications

SONET/SDH Receivers and Regenerators  
Add/Drop Multiplexers  
Digital Cross-Connects  
SONET/SDH Test Equipment  
DWDM Transmission Systems  
Access Networks

### Features

- ◆ 2.488Gbps and 2.667Gbps Input Data Rates
- ◆ Reference Clock Not Required for Data Acquisition
- ◆ Exceeds ANSI, ITU, and Bellcore SONET/SDH Jitter Specifications
- ◆ 2.7mUIrms Clock Jitter Generation
- ◆ 10mVp-p Input Sensitivity Without Threshold Adjust
- ◆ 0.65UIp-p High-Frequency Jitter Tolerance
- ◆  $\pm 170$ mV Wide Input Threshold Adjust Range
- ◆ Clock Holdover Capability Using Frequency-Selectable Reference Clock
- ◆ Serial Loopback Input Available for System Diagnostic Testing
- ◆ Loss-of-Lock (LOL) Indicator
- ◆ Small 5mm  $\times$  5mm 32-Pin QFN Package

### Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX3874EGJ	-40°C to +85°C	32 QFN-EP*	G3255-1
MAX3874AEGJ**	-40°C to +85°C	32 QFN-EP*	G3255-1

\*EP = Exposed pad.

\*\*Contains a VCO centered at 2.0212GHz.

Pin Configuration appears at end of data sheet.

### Typical Application Circuit



MAX3874

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage,  $V_{CC}$ .....-0.5V to +5.0V  
 Input Voltage Levels (SDI+, SDI-,...SLBI+, SLBI-).....(V<sub>CC</sub> - 1.0V) to (V<sub>CC</sub> + 0.5V)  
 Input Current Levels (SDI+, SDI-, SLBI+, SLBI-).....±20mA  
 CML Output Current (SDO+, SDO-, SCLKO+, SCLKO-) ...±22mA  
 Voltage at LOL, LREF, SIS, FIL, RATESET, FREFSET,  
 V<sub>CTRL</sub>, V<sub>REF</sub>, CAZ+, CAZ-.....-0.5V to (V<sub>CC</sub> + 0.5V)

Continuous Power Dissipation (T<sub>A</sub> = +85°C)  
 32-Pin QFN (derate 21.3mW/°C above +85°C) .....1384mW  
 Operating Junction Temperature Range .....-55°C to +150°C  
 Storage Temperature Range .....-55°C to +150°C  
 Processing Temperature (die) .....+400°C  
 Lead Temperature (soldering, 10s) .....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = +3.0V to +3.6V, T<sub>A</sub> = -40°C to +85°C. Typical values at V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	I <sub>CC</sub>	(Note 2)		175	215	mA
<b>INPUT SPECIFICATION (SDI<math>\pm</math>, SLBI<math>\pm</math>)</b>						
Single-Ended Input Voltage Range	V <sub>IS</sub>	Figure 1	V <sub>CC</sub> - 0.8	V <sub>CC</sub> + 0.4		V
Input Common-Mode Voltage		Figure 1	V <sub>CC</sub> - 0.4	V <sub>CC</sub>		V
Input Termination to V <sub>CC</sub>	R <sub>IN</sub>		42.5	50	57.5	$\Omega$
<b>THRESHOLD-SETTING SPECIFICATION (SDI<math>\pm</math>)</b>						
Differential Input Voltage Range (SDI $\pm$ )		Threshold adjust enabled	50	600		mV <sub>P-P</sub>
Threshold Adjustment Range	V <sub>TH</sub>	Figure 2	-170	+170		mV
Threshold Control Voltage	V <sub>CTRL</sub>	Figure 2 (Note 3)	0.3	2.1		V
Threshold Control Linearity				±5		%
Threshold Setting Accuracy		Figure 2	-18	+18		mV
Threshold Setting Stability		15mV $\leq$  V <sub>TH</sub>   $\leq$ 80mV	-6	+6		mV
		80mV $<$  V <sub>TH</sub>   $\leq$ 170mV	-12	+12		
Maximum Input Current	I <sub>CTRL</sub>		-10	+10		$\mu$ A
Reference Voltage Output	V <sub>REF</sub>		2.14	2.2	2.24	V
<b>CML OUTPUT SPECIFICATION (SDO<math>\pm</math>, SCLKO<math>\pm</math>)</b>						
CML Differential Output Impedance	R <sub>O</sub>		85	100	115	$\Omega$
CML Output Common-Mode Voltage		(Note 4)	V <sub>CC</sub> - 0.2			V

# 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

## DC ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +3.0V$  to  $+3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ . Typical values at  $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>LVTTL INPUT/OUTPUT SPECIFICATION (LOL, LREF, RATESET, FREFSET)</b>						
LVTTL Input High Voltage	$V_{IH}$		2.0			V
LVTTL Input Low Voltage	$V_{IL}$			0.8		V
LVTTL Input Current			-10	+10		$\mu A$
LVTTL Output High Voltage	$V_{OH}$	$I_{OH} = +20\mu A$	2.4			V
LVTTL Output Low Voltage	$V_{OL}$	$I_{OL} = -1mA$		0.4		V

**Note 1:** At  $-40^\circ C$ , DC characteristics are guaranteed by design and characterization.

**Note 2:** CML outputs open.

**Note 3:** Voltage applied to  $V_{CTRL}$  pin is from  $0.3V$  to  $2.1V$  when input threshold is adjusted from  $+170mV$  to  $-170mV$ .

**Note 4:**  $R_L = 50\Omega$  to  $V_{CC}$ .

## AC ELECTRICAL CHARACTERISTICS

( $V_{CC} = +3.0V$  to  $+3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ . Typical values at  $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Input Data Rate		MAX3874 (RATESET = GND)	2.488			Gbps
		MAX3874 (RATESET = $V_{CC}$ )	2.667			
		MAX3874A	2.0212			
Differential Input Voltage ( $SDI^\pm$ )	$V_{ID}$	Threshold adjust disabled, Figure 1 (Note 6)	10	1600		$mV_{P-P}$
Differential Input Voltage ( $SLBI^\pm$ )		$BER \leq 10^{-10}$	50	800		$mV_{P-P}$
Jitter Transfer Bandwidth	$J_{BW}$	MAX3874	1.5	2.0		MHz
		MAX3874A	0.7			
Jitter Peaking	$J_P$	$f \leq J_{BW}$		0.1		dB
Sinusoidal Jitter Tolerance (MAX3874)		$f = 100kHz$	3.1	8.0		$UIP-P$
		$f = 1MHz$	0.62	0.93		
		$f = 10MHz$	0.44	0.65		
Sinusoidal Jitter Tolerance (MAX3874A)		$f = 1MHz$ (Note 7)		>0.5		$UIP-P$
		$f = 10MHz$ (Note 7)		>0.3		
Sinusoidal Jitter Tolerance with Threshold Adjust Enabled (Note 8)		$f = 100kHz$		7.1		$UIP-P$
		$f = 1MHz$		0.82		
		$f = 10MHz$		0.54		
Jitter Generation	$J_{GEN}$	(Note 9)		2.7	4.0	$mUI_{RMS}$
Differential Input Return Loss ( $SDI^\pm$ , $SLBI^\pm$ )	$-20\log  S_{11} $	100kHz to 2.5GHz	16			dB
		2.5GHz to 4GHz	15			
<b>CML OUTPUT SPECIFICATION (<math>SDO^\pm</math>, <math>SCLKO^\pm</math>)</b>						
Output Edge Speed	$t_r, t_f$	20% to 80%		110		ps
CML Output Differential Swing		$R_L = 100\Omega$ differential	600	800	1000	$mV_{P-P}$
Clock-to-Q Delay	$t_{CLK-Q}$	(Note 10)	-40	+40		ps

MAX3874

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### AC ELECTRICAL CHARACTERISTICS (continued)

( $V_{CC} = +3.0V$  to  $+3.6V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ . Typical values at  $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>PLL ACQUISITION/LOCK SPECIFICATION</b>						
Tolerated Consecutive Identical Digits		$BER \leq 10^{-10}$		2000		Bits
Acquisition Time		Figure 4 (Note 11)		1.0		ms
LOL Assert Time		Figure 4	2.3	10.0		$\mu s$
Low-Frequency Cutoff for DC-Offset Cancellation Loop		$CAZ = 0.1\mu F$		4		kHz
<b>CLOCK HOLDOVER SPECIFICATION</b>						
Reference Clock Frequency				Table 4		
Maximum VCO Frequency Drift		(Note 12)		400		ppm

**Note 5:** Minimum and maximum AC characteristics are guaranteed by design and characterization using the MAX3874. Specifications apply to the MAX3874A only when noted.

**Note 6:** Jitter tolerance is guaranteed ( $BER \leq 10^{-10}$ ) within this input voltage range. Input threshold adjust is disabled with  $V_{CTRL}$  connected to  $V_{CC}$ .

**Note 7:** Measurements limited by equipment capability.

**Note 8:** Measured using a 100mVp-p differential swing with a 20mVDC offset and an edge speed of 145ps (4th-order Bessel filter with  $f_{3dB} = 1.8GHz$ ).

**Note 9:** Measured with 10mVp-p differential input, 2<sup>23</sup>-1 PRBS pattern at OC-48 with bandwidth from 12kHz to 20MHz.

**Note 10:** Relative to the falling edge of the SCLKO+ (Figure 3).

**Note 11:** Measured at OC-48 data rate using a 0.068 $\mu F$  loop filter capacitor initialized to +3.6V.

**Note 12:** Measured at OC-48 data rate under LOL condition with the CDR clock output set by the external reference clock.

### Timing Diagrams




Figure 1. Definition of Input Voltage Swing




Figure 2. Relationship Between Control Voltage and Threshold Voltage

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### Timing Diagrams (continued)




Figure 3. Definition of Clock-to-Q Delay





Figure 4. LOL Assert Time and PLL Acquisition Time Measurement

**MAX3874**


### Typical Operating Characteristics

( $V_{CC} = +3.3V$ ,  $T_A = +25^{\circ}\text{C}$ , unless otherwise noted.)


**RECOVERED CLOCK AND DATA**  
(2.488Gbps, 223 - 1 PATTERN,  $V_{IN} = 10\text{mVp-p}$ )




**RECOVERED CLOCK JITTER**  
(2.488Gbps)




**RECOVERED CLOCK AND DATA**  
(2.67Gbps, 223 - 1 PATTERN,  $V_{IN} = 10\text{mVp-p}$ )



**JITTER GENERATION**  
vs. POWER-SUPPLY WHITE NOISE











**JITTER TOLERANCE**  
(2.488Gbps, 223 - 1 PATTERN,  $V_{IN} = 10\text{mVp-p}$ )



## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### Typical Operating Characteristics (continued)

( $V_{CC} = +3.3V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### Pin Description

PIN	NAME	FUNCTION
1, 4, 27	V <sub>CC</sub>	+3.3V Supply Voltage
2	SDI+	Positive Serial Data Input, CML
3	SDI-	Negative Serial Data Input, CML
5	SLBI+	Positive System Loopback Input or Reference Clock Input, CML
6	SLBI-	Negative System Loopback Input or Reference Clock Input, CML
7	SIS	Signal Selection Input, LVTTL. Set low for normal operation, set high for system loopback.
8	<u>LREF</u>	Lock-to-Reference Clock Input, LVTTL. Set high for PLL lock to serial data, set low for PLL lock to reference clock.
9	<u>LOL</u>	Loss-of-Lock Output, LVTTL. Active low.
10, 11, 16, 25, 32	GND	Supply Ground
12	FIL	PLL Loop-Filter Capacitor Input. Connect a 0.068μF capacitor between FIL and V <sub>CC_VCO</sub> .
13, 18	V <sub>CC_VCO</sub>	+3.3V Supply Voltage for the VCO
14, 15	N.C.	Not Connected
17	RATESET	VCO Frequency Select Input, LVTTL (Tables 2, 3, and 4)
19	SCLKO-	Negative Serial Clock Output, CML
20	SCLKO+	Positive Serial Clock Output, CML
21, 24	V <sub>CC_OUT</sub>	Supply Voltage for the CML Outputs
22	SDO-	Negative Serial Data Output, CML
23	SDO+	Positive Serial Data Output, CML
26	FREFSET	Reference Clock Frequency Select Input, LVTTL (Tables 2, 3, and 4)
28	CAZ+	Positive Capacitor Input for DC-Offset Cancellation Loop. Connect a 0.1μF capacitor between CAZ+ and CAZ-.
29	CAZ-	Negative Capacitor Input for DC-Offset Cancellation Loop. Connect a 0.1μF capacitor between CAZ+ and CAZ-.
30	V <sub>REF</sub>	+2.2V Bandgap Reference Voltage Output. Optionally used for threshold adjustment.
31	V <sub>CTRL</sub>	Analog Control Input for Threshold Adjustment. Connect to V <sub>CC</sub> to disable threshold adjust.
EP	Exposed Pad	Ground. The exposed pad must be soldered to the circuit board ground for proper thermal and electrical performance.

MAX3874

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

### Detailed Description

The MAX3874 consists of a fully integrated PLL limiting amplifier with threshold adjust, DC-offset cancellation loop, data retiming block, and CML output buffers (Figure 5). The PLL consists of a phase/frequency detector, a loop filter, and a VCO.

This device is designed to deliver the best combination of jitter performance and power dissipation by using a fully differential signal architecture and low-noise design techniques.

#### SDI Input Amplifier

The SDI inputs of the MAX3874 accept serial NRZ data with a differential input amplitude from 10mVp-P to 1600mVp-P. The input sensitivity is 10mVp-P, at which the jitter tolerance is met for a BER of  $10^{-10}$  with threshold adjust disabled. The input sensitivity can be as low as 4mVp-P and still maintain a BER of  $10^{-10}$ . The MAX3874 inputs are designed to directly interface with a transimpedance amplifier such as the MAX3745.

For applications in which vertical threshold adjustment is needed, the MAX3874 can be connected to the output of an AGC amplifier such as the MAX3861. When using the threshold adjust, the input voltage range is 50mVp-P to 600mVp-P (see the *Design Procedure* section).

#### SLBI Input Amplifier

The SLBI input amplifier accepts either NRZ loopback data or a reference clock signal. This amplifier can accept a differential input amplitude from 50mVp-P to 800mVp-P.

#### Phase Detector

The phase detector incorporated in the MAX3874 produces a voltage proportional to the phase difference between the incoming data and the internal clock. Because of its feedback nature, the PLL drives the error voltage to zero, aligning the recovered clock to the center of the incoming data eye for retiming.

#### Frequency Detector

The digital frequency detector (FD) acquires frequency lock without the use of an external reference clock. The frequency difference between the received data and the VCO clock is derived by sampling the in-phase and quadrature VCO outputs on both edges of the data-input signal. Depending on the polarity of the frequency difference, the FD drives the VCO until the frequency difference is reduced to zero. Once frequency acquisition is complete, the FD returns to a neutral state. False locking is eliminated by this digital frequency detector.




Figure 5. Functional Diagram

# 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

## Loop Filter and VCO

The phase detector and frequency detector outputs are summed into the loop filter. An external capacitor (CFIL) connected from FIL to VCC\_VCO is required to set the PLL damping ratio. Note that the PLL jitter bandwidth does not change as the external capacitor changes, but the jitter peaking, acquisition time, and loop stability are affected. See the *Design Procedure* section for guidelines on selecting this capacitor.

The loop filter output controls the two on-chip VCOs. The VCOs provide low phase noise and are trimmed to the 2.488GHz and 2.667GHz frequencies. (The MAX3874A uses a single VCO trimmed to 2.0212GHz.) The RATESET pin is used to select the appropriate VCO. See Tables 2, 3, and 4 for the proper settings.

## Loss-of-Lock Monitor

The LOL output indicates a PLL lock failure due to excessive jitter present at the data input or due to loss of input data. The LOL output is asserted low when the PLL loses lock.

## DC-Offset Cancellation Loop

A DC-offset cancellation loop is implemented to remove the DC offset of the limiting amplifier. To minimize the low-frequency pattern-dependent jitter associated with this DC-cancellation loop, the low-frequency cutoff is 10kHz (typ) with CAZ = 0.1 $\mu$ F, connected from CAZ+ to CAZ-. The DC-offset cancellation loop operates only when threshold adjust is disabled.

## Design Procedure

### Decision Threshold Adjust

In applications in which the noise density is not balanced between logical zeros and ones (i.e., optical amplification using EDFA amplifiers), lower bit-error ratios (BERs) can be achieved by adjusting the input threshold. Varying the voltage at VCTRL from +0.3V to +2.1V achieves a vertical decision threshold adjustment of +170mV to -170mV, respectively (Figure 2). Use the provided bandgap reference voltage output (VREF) with a voltage-divider circuit or the output of a DAC to set the voltage at VCTRL. See Figure 10 when using VREF to generate the voltage for VCTRL. VREF can be used to generate the voltage for VCTRL (Figure 10). If threshold adjust is not required, disable it by connecting VCTRL directly to VCC and leave VREF floating.

## Modes of Operation

The MAX3874 has three operational modes controlled by the LREF and SIS inputs: normal, system loopback, and clock holdover. Normal operation mode requires a serial data stream at the SDI $\pm$  inputs, system loopback mode requires a serial data stream at the SLBI $\pm$  inputs, and clock holdover mode requires a reference clock signal at the SLBI $\pm$  inputs. See Table 1 for the required LREF and SIS settings. Once an operational mode is chosen, the remaining logic inputs (RATESET, FREFSET) program the input data rate or reference clock frequency.

### Normal and System Loopback Settings

The RATESET pin is available for setting the SDI $\pm$  and SLBI $\pm$  inputs to receive the appropriate data rate. The FREFSET pin can be set to a zero or 1 while in normal or system-loopback mode (Tables 2 and 3).

### Clock Frequencies in Holdover Mode

Set the incoming reference-clock frequency and outgoing serial-clock frequency by setting RATESET and FREFSET appropriately (Table 3).

**Table 1. Operational Modes**

MODE	LREF	SIS
Normal	1	0
System loopback	1	1
Clock holdover	0	1 or 0

**Table 2. Data-Rate Settings (MAX3874)**

INPUT DATA RATE (Gbps)	RATESET	FREFSET
2.667	1	1 or 0
2.488	0	1 or 0

**Table 3. Data-Rate Settings (MAX3874A)**

INPUT DATA RATE (Gbps)	RATESET	FREFSET
2.0212	0	1 or 0

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

**Table 4. Holdover Frequency Settings**

REFERENCE CLOCK FREQUENCY (MHz)	SCLK0 FREQUENCY (GHz)	RATESET	FREFSET
666.51	2.667	1	0
622.08	2.488	0	0
166.63	2.667	1	1
155.52	2.488	0	1

### Setting the Loop Filter

The MAX3874 is designed for both regenerator and receiver applications. Its fully integrated PLL is a classic 2nd-order feedback system, with a jitter transfer bandwidth (JBW) below 2MHz. The external capacitor (CFIL) connected from FIL to VCC\_VCO sets the PLL damping. Note that the PLL jitter transfer bandwidth does not change as CFIL changes, but the jitter peaking, acquisition time, and loop stability are affected. Figures 6 and 7 show the open-loop and closed-loop transfer functions.

The PLL zero frequency,  $f_Z$ , is a function of external capacitor CFIL, and can be approximated according to:

$$f_Z = \frac{1}{2\pi(650\Omega)C_{FIL}}$$

For an overdamped system ( $f_Z / JBW < 0.25$ ), the jitter peaking ( $J_P$ ) of a 2nd-order system can be approximated by:

$$J_P = 20 \log \left( 1 + \frac{f_Z}{JBW} \right)$$

where JBW is the jitter transfer bandwidth for a given data rate.

The recommended value of  $C_{FIL} = 0.068\mu F$  is to guarantee a maximum jitter peaking of less than 0.1dB. Decreasing  $C_{FIL}$  from the recommended value decreases acquisition time, with the trade-off of increased peaking. Excessive reduction of  $C_{FIL}$  can cause PLL instability.  $C_{FIL}$  must be a low-TC, high-quality capacitor of type X7R or better.

### Input Terminations

The SDI $\pm$  and SLBI $\pm$  inputs of the MAX3874 are current-mode-logic (CML) compatible. The inputs all provide internal  $50\Omega$  termination to reduce the required number of external components. AC-coupling is recom-




Figure 6. Open-Loop Transfer Function




Figure 7. Closed-Loop Transfer Function

mended. See Figure 8 for the input structure. For additional information about logic interfacing, refer to Maxim Application Note HFAN 1.0: *Introduction to LVDS, PECL, and CML*.

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

MAX3874




Figure 8. CML Input Model

### Output Terminations

The MAX3874 uses CML for its high-speed digital outputs (SDO $\pm$  and SCLKO $\pm$ ). The configuration of the output circuit includes internal 50 $\Omega$  back terminations to VCC. See Figure 9 for the output structure. CML outputs can be terminated by 50 $\Omega$  to VCC, or by 100 $\Omega$  differential impedance. For additional information on logic interfacing, refer to Maxim Application Note HFAN 1.0: *Introduction to LVDS, PECL, and CML*.

### Applications Information

#### Clock Holdover Capability

Clock holdover is required in some applications in which a valid clock must be provided to the upstream device in the absence of data transitions. To provide this function, an external reference clock signal must be applied to the SLBI $\pm$  inputs and the proper control signals set (see the *Modes of Operation* section). To enter holdover mode automatically when there are no transitions applied to the SDI+ inputs, LOL or the system LOS can be directly connected to LREF.

#### System Loopback

The MAX3874 is designed to allow system-loopback testing. When the device is set for system-loopback mode, the serial output data of a transmitter can be directly connected to the SLBI inputs to run system diagnostics. See Table 1 for selecting system loopback operation mode. While in system loopback mode, LREF should not be connected to LOL.




Figure 9. CML Output Model

### Consecutive Identical Digits (CIDs)

The MAX3874 has a low phase and frequency drift in the absence of data transitions. As a result, long runs of consecutive zeros and ones can be tolerated while maintaining a BER better than 10<sup>-10</sup>. The CID tolerance is tested using a 2<sup>13</sup> - 1 PRBS with long runs of ones and zeros inserted in the pattern. A CID tolerance of 2000 bits is typical.

#### Exposed Pad (EP) Package

The EP, 32-pin QFN incorporates features that provide a very low thermal-resistance path for heat removal from the IC. The pad is electrical ground on the MAX3874 and should be soldered to the circuit board for proper thermal and electrical performance.

#### Layout Considerations

For best performance, use good high-frequency layout techniques. Filter voltage supplies, keep ground connections short, and use multiple vias where possible. Use controlled-impedance transmission lines to interface with the MAX3874 high-speed inputs and outputs. Place power-supply decoupling as close to VCC as possible. To reduce feedthrough, isolate the input signals from the output signals. If a bare die is used, mount the back of die to ground (GND) potential.

Figure 10 shows interfacing with the MAX3861 AGC using threshold adjust.

## 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier





Figure 10. Interfacing with the MAX3861 AGC Using Threshold Adjust

### Pin Configuration



### Chip Information


TRANSISTOR COUNT: 5142  
PROCESS: SiGe BiPolar  
SUBSTRATE: SOI

# 2.488Gbps/2.667Gbps Clock and Data Recovery with Limiting Amplifier

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)

MAX3874



COMMON DIMENSIONS												
PKG	16L 5x5			20L 5x5			28L 5x5			32L 5x5		
	MIN.	NOM.	MAX.									
A	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00	0.80	0.90	1.00
A1	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05	0.00	0.01	0.05
A2	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00	0.00	0.65	1.00
A3	0.20	REF										
b	0.28	0.33	0.40	0.23	0.28	0.35	0.18	0.23	0.30	0.18	0.23	0.30
D	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
D1	4.75	BSC										
E	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10	4.90	5.00	5.10
E1	4.75	BSC										
e	0.80	BSC		0.65	BSC		0.50	BSC		0.50	BSC	
k	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—
L	0.35	0.55	0.75	0.35	0.55	0.75	0.35	0.55	0.75	0.30	0.40	0.50
N	16			20			28			32		
ND	4			5			7			8		
NE	4			5			7			8		
P	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60	0.00	0.42	0.60
θ	0°	—	12°	0°	—	12°	0°	—	12°	0°	—	12°

EXPOSED PAD VARIATIONS

PKG CODES	D2		E2			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
G16S5-3	2.95	3.10	3.25	2.95	3.10	3.25
G20S5-1	2.95	3.10	3.25	2.95	3.10	3.25
G20S5-2	2.95	3.10	3.25	2.95	3.10	3.25
G28S5-1	2.95	2.70	2.85	2.95	2.70	2.85
G28S5-2	2.95	3.10	3.25	2.95	3.10	3.25
G32S5-1	2.95	3.10	3.25	2.95	3.10	3.25

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M, - 1994.
3. N IS THE NUMBER OF TERMINALS.
4. ND IS THE NUMBER OF TERMINALS IN X-DIRECTION & NE IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
5. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
6. THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
7. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
8. ALL DIMENSIONS ARE IN MILLIMETERS.
9. PACKAGE WARPAGE MAX 0.05mm.
10. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDED PART OF EXPOSED PAD FROM MEASURING.
11. MEETS JEDEC MO220; EXCEPT DIMENSION "b".
12. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
13. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).

DALLAS SEMICONDUCTOR PROPRIETARY INFORMATION

TITLE: PACKAGE OUTLINE, 16,20,28,32L QFN, 5x5x0.90 MM

APPROVAL: 21-0091 DOCUMENT CONTROL NO: REV. 1 1/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

13