

# 

## **Voltage-Tracking Controllers for** PowerPC, DSPs, and ASICs

### **General Description**

The MAX5039/MAX5040 provide intelligent control to power systems where two supply voltages need tracking. These cases include PowerPC®. DSP. and ASIC systems, which require a lower CORE voltage supply and a higher I/O voltage supply.

The MAX5039/MAX5040 control the output voltage of the CORE and I/O supplies during power-up, powerdown, and brownout situations. They ensure that the two power supplies rise or fall at the same rate, limiting the voltage difference between the CORE and I/O supplies. This eliminates stresses on the processor. The MAX5039/MAX5040 shut down both the CORE and I/O supplies if either one is shorted or otherwise fails to come up.

The MAX5040 provides a power-OK (POK) signal that signals the processor if the CORE supply, the I/O supply, and the system bus supply (VCC) are above their respective specified levels. The MAX5039/MAX5040 are targeted for nominal bus VCC voltages from 4V to 5.5V. The MAX5039/MAX5040 work with CORE voltages ranging from 800mV to about 3V (depending on the gate-to-source turn-on threshold of the external Nchannel MOSFET) and I/O voltages ranging from VCORF to 4V. The MAX5039/MAX5040 provide tracking control of the I/O and CORE voltages using a single external N-channel MOSFET connected across them. This MOSFET is not in series with the power paths and does not dissipate any additional power during normal system operation. The external MOSFET is only on for brief periods during power-up/power-down cycling so a low-cost, small-size MOSFET with a rating of 1/4th to 1/8th of the normal supply current is suitable.

The MAX5039/MAX5040 are offered in space-saving 8-pin µMAX and 10-pin µMAX packages, respectively.

### **Applications**


PowerPC Systems Embedded DSPs and ASICs Embedded 16- and 32-Bit Controller Systems Telecom/Base Station/Networking

### **Features**

- Provide Tracking of Two External Power Supplies During Power-Up and Power-Down
- ♦ Compatible with a Wide Range of External Power **Supplies Independent of Output Power**
- ♦ Bus Voltage Undervoltage Lockout Enables/ Disables CORE and I/O Supplies Together
- ♦ Detect Short Circuit on V<sub>CORE</sub> and V<sub>I/O</sub>, Disable CORE and I/O Supplies in Either Case
- Output Undervoltage Monitoring
- ♦ POK Status (MAX5040)
- ◆ Operating Vcc Supply Voltage Range: 2.5V to 5.5V
- ♦ I/O Voltage Range: VCORE to 4V
- ♦ CORE Voltage Range: 0.8V to V<sub>I/O</sub>

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX5039EUA-T	-40°C to +85°C	8 μMAX		
MAX5040EUB-T	-40°C to +85°C	10 μMAX		



Power-On and Power-Off With and Without Voltage Tracking

Typical Operating Circuit and Pin Configurations appear at end of data sheet.

PowerPC is a registered trademark of IBM Corp.

### **ABSOLUTE MAXIMUM RATINGS**

(All Voltages Referenced to GND)	
V <sub>CC</sub> , NDRV, SDO, and POK	0.3V to +14V
CORE_FB, UVLO, I/O_SENSE, I/O, CORE	0.3V to +4.25V
All Pins to V <sub>CC</sub> (except POK)	+0.3V
NDRV Continuous Current	50mA
Continuous Current, All Other Pins	20mA

362mW
444mW
+85°C
+150°C
+150°C
+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.5 \text{V to } 5.5 \text{V}, V_{UVLO} = 2 \text{V}, V_{CORE} = 1.8 \text{V}, V_{I/O} = 2.5 \text{V}, V_{CORE\_FB} = 1 \text{V}, V_{I/O\_SENSE} = 2 \text{V} \text{ (MAX5040 only)}, T_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at V}_{CC} = 5 \text{V}, T_{A} = +25 ^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
EXTERNAL SUPPLY CONDITION	S						
Vcc	Vcc	(Note 1)		2.5		5.5	V
V <sub>CC</sub> Supply Current	Icc				1.3	2.25	mA
Lowest V <sub>CC</sub> Where SDO Is Valid	Vcclo	(Note 2)				0.9	V
SDO Output Low Voltage at VCC = VCCLO		V <sub>UVLO</sub> = V <sub>CC</sub> = V <sub>CCLO</sub> , I <sub>SDO</sub> = measure V <sub>SDO</sub> (Note 2)	= 50μΑ,			0.4	V
V <sub>CC</sub> IC Turn-On Voltage		V <sub>CC</sub> rising			2.43	2.5	V
Threshold (Note 3)		Hysteresis			0.05		V
CORE Voltage Range	VCORE	I/O and CORE valid, $V_{CC} = 5.5$	V (Notes 4, 5)	0.8		V <sub>I/O</sub>	V
		I/O and CORE valid (Note 5) V	CC > 4V	VCORE		4.0	
I/O Voltage Range	V <sub>I/O</sub>	I/O and CORE valid (Note 5), 2.5V ≤ V <sub>CC</sub> ≤ 4V		VCORE		Vcc	V
USER-PROGRAMMABLE UNDER	VOLTAGE L	OCKOUT					
UVLO Trip Threshold	Vuvcc	V <sub>UVLO</sub> rising		1.200	1.230	1.260	V
OVEO Trip Trireshold	VUVCC	Hysteresis			110		mV
UVLO Input Bias Current		V <sub>UVLO</sub> = 2V				250	nA
CORE AND I/O REGULATION							
CORE Feedback, CORE_FB, and Reference Voltage	V <sub>C_REF</sub>			784	800	816	mV
CORE Regulator Large-Signal Gain	Av	CORE_FB to NDRV			60		dB
CORE Regulator Crossover Frequency		CORE_FB to NDRV			400		kHz
NDRV Output Resistance		Pullup strength, V <sub>I/O</sub> = 1V,	V <sub>CC</sub> ≥ 3V		40	80	
		$V_{CORE} = 2V$ , $I_{NDRV} = -10$ mA	V <sub>CC</sub> ≥ 2.5V		50	100	$\Omega$
		Pulldown strength,	V <sub>CC</sub> ≥ 3V		13	27	
		V <sub>I/O</sub> = 2V, V <sub>CORE</sub> = 1V, I <sub>NDRV</sub> = 10mA	V <sub>CC</sub> ≥ 2.5V		17	35	
I/O-CORE Comparator Trip	VTH	VCORE - VI/O, VI/O falling		60	90	130	mV
Threshold (Note 6)	VIH	V <sub>CORE</sub> - V <sub>I/O</sub> , V <sub>I/O</sub> rising		-15	0	15	IIIV

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = 2.5V \text{ to } 5.5V, V_{UVLO} = 2V, V_{CORE} = 1.8V, V_{I/O} = 2.5V, V_{CORE\_FB} = 1V, V_{I/O\_SENSE} = 2V \text{ (MAX5040 only)}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 5V, T_A = +25^{\circ}\text{C}.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CORE Pulldown Resistance		V <sub>CORE</sub> = 1.8V, V <sub>UVLO</sub> = 1V, V <sub>CC</sub> = 2.5V		20	50	Ω	
MONITOR OUTPUTS							
SDO Output Low Voltage	Volsdo	$\overline{ISDO} = 1.8$ mA, $V_{UVLO} = 1$ V, $V_{CC} = 2.5$ V			0.4	V	
SDO Output High Voltage	V	$I_{\overline{SDO}} = -1.0 \text{mA}, V_{CC} = 4 \text{V}$	V <sub>CC</sub> - 0.4V			V	
	Vohsdo	I <del>SDO</del> = -1.0mA, V <sub>CC</sub> = 2.5V	V <sub>CC</sub> - 0.55V				
I/O_SENSE Trip Threshold	V <sub>I/O_REF</sub>	V <sub>I/O_SENSE</sub> rising	1.200	1.230	1.260	V	
		Hysteresis		25		mV	
POK Output Low Voltage	Volpok	IPOK = 1.8mA			0.4	V	
POK Leakage Current	ILPOK	VPOK = VCC			1.0	μΑ	
POK Glitch Rejection Time	tpok	(Note 7)		50		μs	
Fault Time	t <sub>FAULT</sub>	(Note 8)	10	15	20	ms	
I/O and CORE INPUTS							
I/O Input Bias Current		V <sub>I/O</sub> = 1V			20	μΑ	
CORE Input Bias Current		VCORE = 1V			20	μΑ	
I/O_SENSE Input Bias Current		V <sub>I/O_SENSE</sub> = 0.8V			250	nA	
CORE_FB Input Bias Current		V <sub>CORE_FB</sub> = 1.2V			300	nA	

- Note 1: V<sub>CC</sub> slew-rate limited to 30V/µs.
- Note 2:  $\overline{\text{SDO}}$  automatically goes low when the UVLO pin drops below its threshold (or V<sub>CC</sub> drops below 2.5V).  $\overline{\text{SDO}}$  remains low as V<sub>CC</sub> falls. For some V<sub>CC</sub> below V<sub>CCLO</sub>  $\overline{\text{SDO}}$  may float.
- **Note 3:** This undervoltage lockout disables the MAX5039/MAX5040 at V<sub>CC</sub> voltages below which the device cannot effectively operate. When V<sub>CC</sub> drops below the threshold, SDO goes low, the bleeder turns off, and POK is high impedance.
- Note 4: In order to regulate correctly, VCC must be higher than VCORE plus the turn-on voltage of the external N-channel MOSFET.
- Note 5: I/O and CORE valid mean the voltages on these pins have settled within their target specifications for normal operation.
- Note 6: CORE and I/O supplies rise and fall rates must be limited to less than 6.6V/µs.
- Note 7: POK does not deassert for glitches less than  $t_{POK}$ .
- Note 8: A fault condition is latched when either of the two following conditions maintains for longer than tFAULT:

  VCORE\_FB < VC\_REF (i.e., VCORE is less than its set point)


  VI/O < VCORE

A FAULT condition forces  $\overline{\text{SDO}}$  and POK (MAX5040 only) low. CORE discharges to GND through 20 $\Omega$  while V<sub>CC</sub> > 2.5V. Cycle UVLO or V<sub>CC</sub> low, then high, to clear a FAULT.


### **Typical Operating Characteristics**

 $(V_{CC} = 5V, V_{CORE} = 1.8V, V_{I/O} = 3.3V, T_{A} = +25^{\circ}C$ , unless otherwise specified.)


### SYSTEM POWER-UP/POWER-DOWN (V<sub>I/O</sub> RISING BEFORE V<sub>CORE</sub>)




#### SYSTEM POWER-UP/POWER-DOWN WITHOUT MAX5039/MAX5040 (VI/O RISING BEFORE VCORE)




## CORE\_FB REFERENCE (VC REF)




#### **CORE REGULATOR LOOP BODE PLOT** (SEE FIGURE 9)



### $V_{\overline{SDO}}$ vs. $I_{\overline{SDO}(SINK)}$ $V_{CC} = 2.5V$





### $V_{\overline{SDO}}$ vs. $I_{\overline{SDO}(SINK)}$ $V_{CC} = 0.9V$ 400





### **Typical Operating Characteristics (continued)**


 $(V_{CC} = 5V, V_{CORE} = 1.8V, V_{I/O} = 3.3V, T_{A} = +25^{\circ}C, unless otherwise specified.)$ 




















### **Pin Description**

PIN							
MAX5039	MAX5040	NAME	FUNCTION				
1	1	SDO	Active-Low Shutdown Output. Connect $\overline{SDO}$ to active-low shutdown input of both CORE and I/O supplies. $\overline{SDO}$ is high when $V_{UVLO} \ge V_{UVCC}$ and $V_{CC} \ge 2.5V$ and if there is no fault.				
2	2	Vcc	Supply Voltage Input. Connect $V_{CC}$ to the supply voltage that powers the CORE and I/O supplies. Bypass $V_{CC}$ to GND with a $1\mu F$ capacitor.				
3	3	UVLO	User-Programmable Undervoltage Lockout. Connect to midpoint of the voltage-divider from V <sub>CC</sub> to GND. Set trip point below minimum V <sub>CC</sub> voltage. V <sub>UVLO</sub> $\leq$ V <sub>UVCC</sub> forces $\overline{\text{SDO}}$ and POK (MAX5040 only) low. Use UVLO as an active-low shutdown input to turn on/off the CORE and I/O supplies if desired.				
4	4	GND	Ground				
5	7	CORE_FB	CORE Feedback Input. Connect CORE_FB to the midpoint of the voltage-divider from CORE to GND. The MAX5039/MAX5040 keep CORE_FB from dropping below VC_REF by controlling NDRV. Any time VCORE_FB falls below VC_REF, NDRV rises above ground to a voltage sufficient to maintain VCORE_FB = VC_REF. If VCORE_FB remains below VC_REF for longer than tFAULT, a latched FAULT is generated. During a FAULT, MAX5039/MAX5040 continue to regulate CORE_FB.  Three things halt regulation of CORE_FB:  If VCC falls below 2.5V, NDRV goes to GND.  If I/O falls below CORE, NDRV goes to GND.				
6	8	CORE	CORE Supply Sense Input. Connect CORE to the core output voltage. If $V_{CORE} > V_{I/O}$ , NDRV goes to $V_{CC}$ , POK (MAX5040 only) goes low. FAULT is latched if this condition lasts longer than $t_{FAULT}$ . A $20\Omega$ bleeder discharges CORE to GND whenever $\overline{SDO}$ is low and $V_{CC} > 2.5V$ .				
7	9	I/O	I/O Supply Sense Input. Connect to I/O output voltage. If $V_{CORE} > V_{I/O}$ , NDRV goes to $V_{CC}$ , POK (MAX5040 only) drives low. A FAULT is latched if this condition lasts longer than $t_{FAULT}$ .				
8	10	NDRV	N-Channel MOSFET Gate Driver. Connect NDRV to the gate of the external N-channel MOSFET that shunts I/O to CORE.				
	5	I/O_SENSE	I/O Feedback Input. Use a resistor-divider to divide V <sub>I/O</sub> and apply to this pin. When V <sub>I/O_SENSE</sub> ≤ V <sub>I/O_REF</sub> , POK drives low. I/O_SENSE can also be used to monitor any other voltage.				
_	6	POK	Open-Drain Power-OK Output. POK drives low when any condition below is true:  • V <sub>CC</sub> ≤ 2.5V  • V <sub>UVLO</sub> ≤ V <sub>UVCC</sub> • V <sub>CORE_FB</sub> ≤ V <sub>C_REF</sub> • V <sub>I/O</sub> ≤ V <sub>CORE</sub> • V <sub>I/O_SENSE</sub> ≤ V <sub>I/O_REF</sub> • MAX5039/MAX5040 latches a FAULT				

# Performance During \_\_\_Typical Operation

Scope shots are of the MAX5040 EV kit. Figures 1 through 8 demonstrate system performance of the MAX5040 under various power-up, power-down, and fault conditions. In some cases (described in detail below), startup or shutdown of the I/O and CORE supplies were purposely delayed with respect to each other to simulate possible system operating conditions.

In Figure 1 (with MAX5040), V<sub>CC</sub> ramps up slowly and the I/O supply comes up before the CORE supply. As soon as VCC rises above 2.5V (at about 7.5ms) NDRV goes to VCC shorting the I/O and CORE supplies together. When VCC rises above 4.5V (bringing VUVLO above VUVCC), SDO goes high enabling the I/O and CORE supplies. Although the CORE PWM supply turns on 5ms after the I/O PWM supply, both supply voltages come up together because NDRV is held at VCC, shorting the supplies together through the N-channel FET. The I/O supply supports both the I/O line and the CORE line. Once VCORE rises close to its set point, NDRV falls to around 2.8V to regulate VCORE at its set point. At around 22ms, the CORE supply comes up, NDRV goes to GND, and POK goes high. On power-down, when VCC drops low enough to bring VUVLO below VUVCC, SDO immediately falls, turning the I/O and CORE supplies off. Simultaneously, POK falls, indicating power-down to the processor. When the I/O voltage drops below the CORE voltage, NDRV goes to VCC (at around 36ms), shorting the supplies together. NDRV remains at VCC until VCC falls below 2.5V and then it returns to GND.

In Figure 2 (without MAX5040), V<sub>CC</sub> ramps up slowly and the CORE and I/O supplies are turned on when V<sub>CC</sub> exceeds 2.5V. The I/O voltage comes up before the CORE voltage. There is a 3.3V difference between the I/O and CORE supplies for about 4ms before the CORE supply finally comes up. When V<sub>CC</sub> powers down, I/O remains high for about 10ms after CORE reaches GND.

In Figure 3 (with MAX5040), V<sub>CC</sub> ramps up slowly and the CORE supply comes up before the I/O supply. As soon as V<sub>CC</sub> rises above 2.5V (at about 7.5ms), NDRV goes to V<sub>CC</sub>, shorting the I/O and CORE supplies together. When V<sub>CC</sub> rises above 4.5V (bringing V<sub>UVLO</sub> above V<sub>UVCC</sub>), SDO goes high, enabling the I/O and CORE supplies. Although the I/O PWM supply turns on 8ms after the CORE PWM supply, both supply voltages come up together because NDRV is held at V<sub>CC</sub>, shorting the supplies together through the N-channel FET. The CORE supply supports both the CORE line and the I/O line until the I/O supply comes up. At around 23ms, the I/O supply

turns on, pulling the I/O voltage above the CORE voltage. At this point, the MAX5040 brings NDRV to GND and POK goes high. On power-down, when V<sub>CC</sub> drops low enough to bring V<sub>UVLO</sub> below V<sub>UVCC</sub>, SDO immediately falls, turning the I/O and CORE supplies off. Simultaneously POK falls, indicating power-down to the processor. When the CORE voltage drops below its regulation point, NDRV begins to regulate it (at around 30ms). When I/O falls below CORE, NDRV is pulled up to V<sub>CC</sub> to short the two supplies together.

In Figure 4 (without MAX5040), V<sub>CC</sub> ramps up slowly and the CORE voltage comes up before the I/O voltage. It takes about 8ms before the I/O supply finally comes up above the CORE supply. When V<sub>CC</sub> powers down, the supplies do not turn off together. CORE remains high for around 14ms after I/O falls.

In Figure 5 (with MAX5040), the system power-up is attempted with the CORE supply held in shutdown. As soon as VCC rises above 2.5V, NDRV goes to VCC, shorting the I/O and CORE supplies together. Next, when V<sub>CC</sub> rises above 4.5V (bringing V<sub>UVLO</sub> above VUVCC), SDO goes high, enabling the I/O and CORE supplies. Both supplies come up together because NDRV is high. Note that the CORE supply is still off; CORE is held up through the N-channel FET shunt. Once V<sub>CORE</sub> rises close to its set point, the linear regulator holds VCORF to its set point by regulating NDRV to around 2.8V. After 15ms of regulating CORE, the MAX5040 latches a fault. SDO goes low, NDRV goes to Vcc. and both supplies power down together. POK remains low throughout because a valid operating state was not achieved.

In Figure 6 (with MAX5040), VCC is set to 5V. Toggling UVLO from low to high controls system startup. While UVLO is low and the VCC is 5V, NDRV is high, causing the supplies to be shorted together. When UVLO goes high,  $\overline{\text{SDO}}$  also goes high, turning on the CORE and I/O supplies (at around 3ms). In this example, the I/O supply comes up before the CORE supply. The MAX5040 regulates CORE by driving NDRV to about 2.8V until the CORE supply comes up (at around 7ms), then NDRV falls to GND and POK goes high. When UVLO is driven low,  $\overline{\text{SDO}}$  goes low, disabling the CORE and I/O supplies. NDRV goes to VCC and both supplies power down together.

In Figure 7 (with MAX5040), V<sub>CC</sub> is set to 5V. Toggling UVLO from low to high controls system startup. While UVLO is low and the V<sub>CC</sub> is 5V, NDRV is high, shorting the supplies together while they are both off. When UVLO does go high, SDO also goes high, turning on the CORE and I/O supplies (at around 8ms). In this example, the CORE supply comes up before the I/O




Figure 1. System Power-Up/Power-Down (VI/O Rising Before VCORF)




Figure 3. System Power-Up/Power-Down (VCORE Rising Before VI/O)

supply. The MAX5040 holds up I/O by driving NDRV to VCC (because the I/O voltage is less than the CORE voltage) until the I/O supply comes up (at around 16ms). At this point, NDRV goes to GND and POK goes high. UVLO is driven low (at around 22ms), causing SDO to go low, disabling the CORE and I/O supplies. The CORE supply powers down at about 23ms and NDRV goes to 2.8V to regulate the CORE supply until I/O falls. Then NDRV goes to VCC when the I/O voltage falls to the CORE voltage (at around 36ms).

Figure 8 (with MAX5040) starts out with the supplies in their normal range. At 3ms, CORE is shorted to GND.




Figure 2. System Power-Up/Power-Down Without MAX5039/ MAX5040 (VI/O Rising Before VCORE)




Figure 4. System Power-Up/Power-Down Without MAX5039/ MAX5040 (VCORE Rising Before VI/O)

NDRV goes high, and POK goes low immediately. NDRV shorts the I/O supply to the CORE supply, bringing the supplies down together. After 15ms, the MAX5040 latches a fault and SDO goes low turning off the supplies.

### **Detailed Description**

The MAX5039/MAX5040 voltage-tracking controllers limit the maximum differential voltage between two power supplies during power-up, power-down, and brownout conditions. The devices provide a shutdown output control signal, SDO, which is used to turn on

and off the CORE and I/O power supplies. The MAX5039/MAX5040 monitor and compare the CORE and I/O voltages as follows.

When the I/O voltage is greater than or equal to the CORE voltage, MAX5039/MAX5040 regulate the external N-channel MOSFET as a linear regulator by controlling NDRV. The linear regulator regulates the CORE voltage to the value set by the external resistor-divider connected from CORE to CORE\_FB and GND (see Figures 9 and 10). If the CORE\_FB voltage is far less than its regulation point, VC\_REF (800mV), NDRV drives high to VCC, effectively shorting CORE and I/O together through the external MOSFET. If the CORE\_FB voltage

equals  $V_{C\_REF}$ , NDRV goes into regulation mode. If the CORE\_FB voltage is higher than  $V_{C\_REF}$ , the linear regulator goes into standby mode and pulls NDRV low, turning off the external N-channel MOSFET.

When the I/O voltage is lower than the CORE voltage by V<sub>TH</sub> (90mV), the MAX5039/MAX5040 turn the external N-channel MOSFET on by driving NDRV high to V<sub>CC</sub>.

Whenever  $\overline{\text{SDO}}$  is high, the MAX5039/MAX5040 track the time that NDRV is in regulation mode or driven high. If NDRV is in regulation mode or driven high for longer than teal ii T (15ms), a fault occurs and  $\overline{\text{SDO}}$  is pulled low.




Figure 5. System Power-Up/Power-Down, Fault Startup (CORE Supply Fails to Turn On)




Figure 6. System Turn-On/Turn-Off Under UVLO Control (VI/O Rising Before VCORE)




Figure 7. System Turn-On/Turn-Off Under UVLO Control (VCORF Rising Before V<sub>VO</sub>)





Figure 8. Short-Circuit Response (CORE Shorted to GND)

### Functional Diagram



10 \_\_\_\_\_\_ /I/XI//I




Figure 9. Typical Application Circuit for the MAX5039

### Designing with MAX5039/MAX5040

The MAX5039/MAX5040 provide intelligent control to power systems where two power supplies need tracking. Follow the steps below for designing with the MAX5039/MAX5040:

- 1) Select an appropriate external N-channel MOSFET (see the *N-Channel MOSFET Selection* section).
- 2) Set the CORE regulation voltage (see the *Programming the CORE Voltage* section).
- 3) Set the UVLO voltage trip threshold (see the *Programming UVLO Voltage* section).
- 4) Compensate the CORE linear regulator loop (see the *Linear Regulator Compensation* section).
- 5) Set the POK voltage trip threshold (MAX5040 only, see the *Programming I/O\_SENSE Voltage* section).

Figures 9 and 10 show an application example.

## **Functional Description**

**SDO** 

SDO is the shutdown signal output. Connect SDO to the CORE and I/O power-supply shutdown pins. SDO allows the MAX5039/MAX5040 to control the turning on and off of the external switching regulators or linear reg-

ulators that supply the CORE and I/O voltages. Using this single control signal, the MAX5039/MAX5040 turn the CORE and I/O power supplies on and off together, minimizing the voltage differential between them.

SDO is low when:

- The voltage on the UVLO pin is below V<sub>UVCC</sub> (1.230V).
- VCC is below the IC turn-on voltage threshold (2.43V).
- A fault condition is detected.

The MAX5039/MAX5040 prevent premature turn-on of the CORE and I/O power supplies during power-up by actively holding  $\overline{\text{SDO}}$  low as soon as V<sub>CC</sub> rises above 0.9V, provided the condition for  $\overline{\text{SDO}}$  to stay low is valid.

#### NDRV

NDRV controls the gate of the external N-channel MOSFET (which is connected between the I/O and CORE voltages), as needed, as long as  $V_{CC}$  is within its operating range.

NDRV is driven high to  $V_{CC}$  when  $V_{I/O} < V_{CORE}$ .

NDRV regulates the external MOSFET as a linear regulator when  $V_{I/O} > V_{CORE}$  and  $V_{CORE\_FB} < V_{C\_REF}$ .

NDRV is driven low when  $V_{I/O} > V_{CORE}$  and  $V_{CORE\_FB} > V_{C}$  REF.




Figure 10. Typical Application Circuit for the MAX5040

#### **UVLO**

UVLO is a user-programmable undervoltage lockout input. When the UVLO voltage is above VUVCC, the MAX5039/MAX5040 hold \$\overline{\text{DO}}\$ high, given that VCC is within its operating range and there is no fault condition present. When the UVLO voltage falls below VUVCC, \$\overline{\text{DO}}\$ is pulled low. Use a resistor-divider from the input of the CORE and I/O power supplies to UVLO to GND to set the undervoltage lockout (see the *Typical Application Circuit*). The MAX5039/MAX5040 keep the CORE and I/O power supplies off (through the \$\overline{\text{SDO}}\$) until their input voltage is within its operating range.

UVLO can be used to turn off the CORE and I/O power supplies through SDO. Pull the UVLO pin low with an open-collector driver to assert SDO, which turns off the power supplies.

#### Active Bleeder

The MAX5039/MAX5040 contain an internal  $20\Omega$  N-channel MOSFET bleeder that connects CORE to ground. The bleeder turns on whenever the MAX5039/MAX5040 hold  $\overline{\text{SDO}}$  low and VCC is above the VCC IC turn-on voltage threshold (2.43V). This bleeder assists in discharging the output capacitor(s) during power-down/brownout conditions. The MAX5039/MAX5040 maintain tight voltage tracking of the CORE and I/O

voltages, as long as  $V_{CC}$  is within its operating voltage range. It is important to discharge the output capacitors to ground before  $V_{CC}$  drops out of its range. Figure 11 illustrates a method to prolong  $V_{CC}$  after a power-down/brownout condition.

The hold-up capacitor,  $C_{HD}$ , holds the voltage at  $V_{CC}$  up and provides the power to the MAX5039/MAX5040 to keep them in operation even after  $V_{IN}$  has gone down

### **Power-Up**

The MAX5039/MAX5040 prevent premature turning on of the CORE and I/O power supplies during power-up by actively holding  $\overline{SDO}$  low as soon as V<sub>CC</sub> rises above 0.9V, provided the condition for  $\overline{SDO}$  to stay low is valid. The MAX5039/MAX5040 completely turn on and NDRV is operational when V<sub>CC</sub> rises above the V<sub>CC</sub> IC turn-on voltage threshold (2.43V). In this state, the MAX5039/MAX5040 maintain tight tracking of the CORE and I/O output voltages. The MAX5039/MAX5040 continue to hold  $\overline{SDO}$  low until the UVLO voltage rises above V<sub>UVCC</sub> (1.230V).

Once the UVLO voltage rises above V<sub>UVCC</sub>, SDO goes high, enabling the CORE and I/O power supplies at the same time. Without voltage tracking, depending on the




Figure 11. Circuit Prolongs V<sub>CC</sub> After a Brownout/Power-Down Condition

power supplies startup delay and/or soft-start timing, which are specific to each of the power supplies, CORE and I/O outputs may not rise at the same time or at the same rate. Output loading and capacitance further separate the two output's rise time. The MAX5039/MAX5040 help the system to overcome these differences and keeps CORE and I/O voltages tracking together by controlling NDRV, dynamically driving NDRV high, low, or in regulation mode, depending on the CORE and I/O voltage condition.

#### **Normal Operation**

After the power-up period is over, CORE and I/O output voltages settle to their respective regulated values. The linear regulator formed by MAX5039/MAX5040 and the external MOSFET is turned off. During normal operation, the linear regulator goes into a standby mode and NDRV is driven low.

The resistor-divider from CORE to CORE\_FB to GND must be set so that the linear regulator regulation voltage is less than the CORE power-supply regulation voltage. See the *Programming the CORE Voltage* section.

During normal operation, the MAX5039/MAX5040 constantly monitor the CORE, I/O, and CORE\_FB voltages. NDRV responds as needed, according to the conditions described in the *NDRV* section.

### Power-Down/Brownout or Shutdown

The MAX5039/MAX5040 continue to provide tracking for the CORE and I/O output voltages during power-down/brownout or shutdown.

During shutdown (UVLO is pulled below V<sub>UVCC</sub>),  $\overline{\text{SDO}}$  is pulled low, disabling the CORE and I/O power supplies together. The CORE and I/O output voltages start to fall.

Without voltage tracking, depending on the output capacitance and loading, CORE and I/O voltages may not fall at the same rate. Similar to the power-up condition, the MAX5039/MAX5040 keep CORE and I/O voltages tracking together by controlling NDRV, dynamically driving NDRV high, low, or in regulation mode, depending on the CORE and I/O voltage condition.

During power-down/brownout, VCC is dropping and the UVLO voltage is also dropping. When the UVLO voltage falls below VUVCC, \$\overline{SDO}\$ is pulled low, disabling the CORE and I/O power supplies. Similar to the shutdown condition, the MAX5039/MAX5040 keep CORE and I/O voltages together. It is important that VCC remains in its operating voltage range in order to keep the MAX5039/MAX5040 operating to provide tracking until the output voltages have discharged to a safe level. Figure 11 illustrates a method to prolong VCC after a powerdown/brownout condition. The bleeder circuitry is helpful in this power-down/brownout condition because the bleeder helps speed up the discharge process.

#### **FAULT Condition**

While \$\overline{SDO}\$ is high, the MAX5039/MAX5040 keep track of the time NDRV is driven high or in regulation mode. In a typical system during power-up, power-down/brownout, and normal operation, the time NDRV is driven high or in regulation mode should last for only a few milliseconds. If this time exceeds tfault (15ms), indicating an abnormal condition, a fault is generated. During a fault condition, \$\overline{SDO}\$ is driven low and NDRV continues its operation as described in the NDRV section.

A fault condition is latched. To clear a fault, toggle  $V_{CC}$  and/or UVLO to unlatch and restart the system.

#### **Output Short-Circuit Condition**

If any of the outputs are shorted to ground, NDRV is driven high to keep the CORE and I/O voltages tracking each other. The current through the external MOSFET is limited by the current limit provided by the external power supply. If the short-circuit condition lasts more than tFAULT, a fault is generated, SDO is driven low (which turns off the CORE and I/O power supplies), and NDRV continues its operation as described in the NDRV section.

### \_Applications Information

### **N-Channel MOSFET Selection**

The external N-channel MOSFET connected between CORE and I/O power supplies is expected to turn on briefly during power-up and power-down/brownout conditions. During normal operation, this MOSFET is turned off. In general, only a small size MOSFET is needed. A MOSFET capable of carrying 1/4th to 1/8th

of the maximum output current rating of the CORE or I/O power supplies is adequate. However, care should be taken when selecting this MOSFET to make sure it is capable of sustaining all of the worst-case conditions, as well as riding through all of the fault conditions. The following are guidelines for selecting the external N-channel MOSFET:

- 1) MOSFET drain-to-source maximum voltage rating: V<sub>DS</sub> rating > V<sub>I/O</sub> maximum voltage.
- 2) MOSFET gate-to-source maximum voltage rating: VGS rating > VCC maximum.
- 3) MOSFET gate turn-on threshold voltage: VGS(th) < minimum operating voltage of (VCC VCORE). For example, if VCC minimum operating voltage is 4.5V, CORE voltage is 1.8V, then VGS(th) < (4.5V 1.8V) = 2.7V. A MOSFET with logic-level gate turn-on threshold voltage is appropriate for this application.</p>
- 4) Determine the maximum current that can go through the MOSFET during power-up, powerdown/brownout, or output short-circuit conditions. In most cases, this maximum current is the current limit of the CORE or the I/O power supplies, whichever is larger. Choose the MOSFET with pulse current rating sufficiently higher than this current. Note that typical MOSFET pulse current rating is much larger than its continuous current rating.
- Determine the MOSFET maximum R<sub>DSON</sub> such that under worst-case current, the voltage drop across its drain-to-source is within the tracking limit (approximately 400mV for most PowerPCs, ASICs, and DSPs).
- 6) Determine the maximum single-shot power dissipation in the MOSFET during power-up, or during an output short-circuit condition. Considering the following cases:
  - When either the I/O or CORE is shorted to GND, NDRV is driven high to V<sub>CC</sub>, turning the MOSFET on. The current through the MOSFET is the maximum current that the supply not shorted can produce (the CORE supply maximum current if I/O is shorted or vice versa). Depending on which supply is shorted, take the maximum short-circuit current that either the I/O or CORE supplies produce. Call this current IPSLIM. In this case, the power dissipation in the MOSFET is IPSLIM<sup>2</sup> x RDS(ON).
  - During power-up, the I/O voltage comes up first, and the CORE power supply fails to turn on. The MOSFET is in linear regulator mode, supporting the CORE full-load current, as

well as the charging of the CORE output capacitor. For most practical cases, the power charging the CORE output capacitor can be ignored. The power dissipation in the MOSFET for this case is ( $V_{I/O}$  -  $V_{CORE}$ ) x ICORE, where  $V_{I/O}$  is the regulated I/O voltage, VCORE is the regulated CORE voltage, and ICORE is the CORE full-load current.

During power-up, the CORE voltage comes up first, and the I/O power supply fails to turn on. The MOSFET turns on hard, keeping the I/O voltage close to the CORE voltage. The MOSFET in this case supports the I/O load current, as well as the charging of the I/O output capacitor. For most practical cases, the power charging the I/O output capacitor can be ignored. Since the I/O voltage never reaches its final value, the I/O load current might be off and the power dissipation in the MOSFET is minimal. However, assuming the worst-case condition that the I/O load draws its full-load current, the power dissipation in the MOSFET would be I<sub>I/O</sub><sup>2</sup> x R<sub>DS(ON)</sub>, where I<sub>I/O</sub> is the I/O full-load current.

The worst-case single-shot power dissipation in the MOSFET is the maximum value from the steps above and for a maximum duration of tFAULT.

7) Next, select the MOSFET that can take this single pulse energy without going over its maximum junction temperature rating. The maximum MOSFET junction temperature can be calculated as follows:

$$T_J = T_{AMB} + P_{PULSE} \times Z_{\theta JA}$$

where T<sub>J</sub> is the junction temperature, T<sub>AMB</sub> is the ambient temperature, P<sub>PULSE</sub> is the single-shot power dissipation calculated in step 6 above, and Z<sub> $\theta$ JA</sub> is the junction-to-ambient thermal impedance of the selected MOSFET for a single pulse of t<sub>FAULT</sub> duration. Z<sub> $\theta$ JA</sub> is specified in all typical MOSFET data sheets.

**Example:** I/O = 3.3V, I/O power supply has a current limit (I<sub>I/O(LIM)</sub>) of 6A, I/O full-load current is 3A. CORE is 1.8V, CORE power supply has a current limit (ICORE(LIM)) of 6A, CORE full-load current is 4A.  $V_{CC} = 5V + 0.5V$ . CORE and I/O voltages must track to within 400mV.

Choose a Si9428DY (N-channel MOSFET, V<sub>DS</sub> max = 20V, R<sub>DS(ON)</sub> at +25°C =  $0.04\Omega$  at V<sub>GS</sub> = 2.5V, R<sub>DS(ON)</sub> at +125°C = 1.5 x R<sub>DS(ON)</sub> at 25°C, from the MOSFET data sheet, V<sub>GS</sub> max = 8V).




Figure 12. Normalized Thermal Transient Impedance

From step 5: the maximum V<sub>I/O</sub> and V<sub>CORE</sub> differential voltage = (I<sub>CORE(LIM)</sub>) x (R<sub>DS(ON)</sub>) = 6A x  $0.04\Omega$  x 1.5 = 360mV.

From step 6 (first bullet): power dissipation =  $IPSLIM^2 \times RDS(ON) = (6A)^2 \times 0.04\Omega \times 1.5 = 2.16W$ .

From step 6 (second bullet): power dissipation =  $(V_{I/O} - V_{CORE}) \times I_{CORE} = (3.3V - 1.8V) \times 4A = 6W$ .

From step 6 (third bullet): power dissipation =  $I_{I/O}^2 \times R_{DS(ON)} = (3A)^2 \times 0.04\Omega \times 1.5 = 0.54W$ .

So, the worst-case power dissipation in the MOSFET is 6W for a maximum duration of 20ms. From the Si9428DY data sheet, under the normalized thermal transient impedance curve (Figure 12), the  $Z_{\theta JA}$  is 0.05 x +70°C/W for a single pulse. The worst-case junction temperature of the MOSFET at +85°C ambient temperature is:

$$T_J = T_{AMB} + P_{PULSE} \times Z_{\theta JA}$$
  
= +85°C + 6W × 0.05 × +70°C/W = +106°C

### **Programming the CORE Voltage**

See the application circuit examples in Figures 9 and 10. The following explains constraints on the CORE voltage.

The high-side constraint requires that the CORE regulator maintain a minimum voltage during normal operation. The low-side limit requires that the CORE regulator hold the CORE voltage such that the voltage difference from I/O to CORE does not exceed the processor's maximum allowable voltage difference:

To calculate the high-side limit, set the maximum CORE voltage set point at the minimum system CORE voltage minus the total system tolerance:

Calculate the low-side constraint by taking the maximum system I/O voltage, subtracting the maximum allowable I/O to CORE difference and adding the total system tolerance.

$$CORESET_{MIN} = I/O_{MAX} - \Delta V_{I/OC} + TOL$$

The following comprise the sources for the total system tolerance:

- Resistor mismatch
- MAX5039/MAX5040 reference error
- Loop gain error

#### For example:

- $V_{CORE} = 1.800 \pm 5\%$
- $V_{I/O} = 3.300 \pm 5\%$
- Maximum voltage that I/O can exceed CORE without damage to the processor:

$$\Delta V_{I/OC} = (V_{I/O} - V_{CORE})_{MAX} = 2V$$

System gain = 200V/V

Resistor mismatch:

ERROR<sub>RES</sub>(%) = RES\_TOL  

$$\times \{2 \times (1 - Ratio)\}; Ratio = \frac{800mV}{V_{REGNOM}}$$

If the CORE set point is 1.6V, the ratio is 800mV/1600mV = 0.5. With 1% resistors, the resistor error is:

ERRORRES(%) = 
$$1\% \times \{2 \times (1 - 0.5)\} = 1\%$$

MAX5039/MAX5040 reference error: 2.0%.

Loop gain error: Loop gain error is due to the finite system gain. A loop gain of 200 yields a 0.5% gain error.

Calculate the maximum and minimum regulator core voltage set point as follows:

CORESETMAX = COREMIN - TOL  
= 
$$(1.8V - 5\%) - 3.5\%$$
  
=  $1.8V \times 91.5\% = 1.647V$   
CORESETMIN =  $I/OMAX - \Delta VI/OC + TOL$   
=  $((3.3V + 5\%) - 2V) + 3.5\%$   
=  $(3.465V - 2V) \times 103.5\%$   
=  $1.465V \times 103.5\% = 1.516V$ 

Set the CORE voltage set point (VREGNOM) between 1.516V and 1.647V and as close to the upper value (1.647V) as possible.

Connect the midpoint of a voltage-divider between CORE and GND to CORE\_FB, as shown in the *Typical Application Circuit*. Set the midpoint voltage to 800mV for a maximum CORE voltage set point of 1.647V. Choose a value for R2 of  $10k\Omega$ .

Calculate R1 with the following equation:

$$R1 = \left(\frac{V_{REGNOM}}{V_{CREF}} - 1\right)R2$$

#### Example:

R1=
$$\left(\frac{V_{REGNOM}}{V_{CREF}} - 1\right)$$
R2= $\left(\frac{1.647V}{0.8V} - 1\right)$ 10k $\Omega$ =10.6k $\Omega$ 

Using a standard 10.0k $\Omega$  (±1%) resistor in series with a 604 $\Omega$  (1%) resistor yields negligible resolution error.

#### **Programming UVLO Voltage**

See the application circuit examples in Figures 9 and 10.

The MAX5039/MAX5040 provide a user-programmable undervoltage lockout feature through the UVLO pin. When using a resistor-divider, R7 and R8, from an input voltage rail (V<sub>IN</sub>) to UVLO to GND, the user-program-

**Table 1. Error Summation** 

ERROR	AMOUNT (%)
Divider Mismatch (1% resistor)	1.0
Reference Voltage	2.0
Loop Gain Error	0.5
Total = TOL	3.5%

mable UVLO feature allows  $V_{IN}$  to get to a certain value before MAX5039/MAX5040 turn the system power supplies on together.  $V_{IN}$  is usually the input voltage to the system power supplies and it can be the same as  $V_{CC}$ . The UVLO pin also provides the system a way to turn on/off the system power supplies (see the UVLO section). Choose the UVLO trip point such that the minimum  $V_{IN}$  voltage exceeds the maximum UVLO rising threshold. Follow the guidelines below to program the UVLO voltage:

- 1) Determine the V<sub>IN</sub> tolerance; 5% is common.
- 2) Determine the V<sub>UVLO</sub> rising threshold tolerance:

Undervoltage lockout rising trip threshold, VUVCC, tolerance: 1.230V ±2.5%

Programming resistor tolerance: pick a ±1% resistor or better (±2% over temperature)

Resistor-divider stack-up tolerance:  $\pm 1\%$  maximum for  $\pm 1\%$  resistors

Resistor value resolution: ±0.5% (can be zero if exact resistor value is available)

Extra margin: 1%

Total = 7%

3) Set VUVLO nominal value to:

VIN nominal value - (VIN tolerance + VUVLO tolerance)

4) Calculate R7 using the equation:

$$R7 = \left(\frac{V_{UVLONOM}}{V_{UVCC}} - 1\right)R8$$

where  $R_8$  is typically  $10k\Omega$ 

**Example:** V<sub>IN</sub> nominal value = 5V, V<sub>IN</sub> tolerance =  $\pm 5\%$ ; set the V<sub>UVLO</sub> nominal value to 5V - (5% + 7%) = 4.4V. Choose R8 = 10.0k $\Omega$ ,  $\pm 1\%$ :

$$R7 = \left(\frac{V_{UVLONOM}}{V_{UVCC}} - 1\right)R8 = \left(\frac{4.4V}{1.230V} - 1\right)10k\Omega = 25.8k\Omega$$

#### **Linear Regulator Compensation**

See the application circuit examples in Figures 9 and 10.

The external MOSFET, together with the feedback resistor-divider, R1 and R2, from CORE to CORE\_FB to GND, and NDRV form a linear regulator loop. This linear regulator should be compensated for stable operation.

**Note:** The linear regulator spends most of its time in idle mode. It operates in transient mode and regulation mode only during system power-up/power-down, brownout, and occasional system load transient conditions. Loop stability applies when the linear regulator is in the regulation mode. Follow these simple guidelines to stabilize the linear loop: (see the Core Regulator Loop Bode Plot in the *Typical Operating Characteristics*).

- 1) Place C1, a 100nF, ceramic capacitor (X5R, X7R type or better) from NDRV to GND.
- Select R1 and R2, a resistor-divider from CORE to CORE\_FB to GND to set the linear regulator output regulation voltage (see the *Programming Core Voltage* section).
- 3) Place R3 and C2, an RC network from CORE\_FB to NDRV. Set R3 = R1 and calculate C2 as follows:

$$C2 = \frac{1}{2\pi \times 10 \text{kHz} \times \text{R3}}$$

4) Place R4, a preload resistor from CORE to GND. Calculate R4 as follows:

$$R4 \le \frac{gfs\sqrt{V_{CORE}}}{2\pi \times 250Hz \times C_{CORE}\sqrt{I_D}}$$

where gfs is the transconductance of the external MOSFET, Q1, as specified in its data sheet and ID is the current where gfs is specified. R4 must be sized to properly handle its power dissipation.

**Example:** CORE power supply = 1.8V,  $V_{REGNOM}$  = 1.6V,  $C_{CORE}$  = 100 $\mu$ F,  $Q_1$  = Si9428 (Vishay Siliconix):

R1 = R2 = R3 = 10.0k
$$\Omega$$
, 1%  
C2 = 
$$\frac{1}{\left(2 \times \pi \times 10 \text{kHz} \times 10 \text{k}\Omega\right)} = 1.6 \text{nF}$$

Use 1.5nF standard value.

From the Si9428 data sheet, gfs = 24S at ID = 6A:

$$R4 \le \frac{gfs\sqrt{V_{CORE}}}{2\pi \times 250 Hz \times C_{CORE}\sqrt{I_D}} = \frac{24S\sqrt{1.6V}}{2\pi \times 250 Hz \times 100\mu F\sqrt{6A}} = 78\Omega$$

In Figures 9 and 10, a resistor value of  $50\Omega$  is used for R4 for extra margin.

## Programming I/O\_SENSE Voltage (MAX5040 Only)

See the application circuit examples in Figures 9 and 10.

I/O\_SENSE is used to monitor the I/O output voltage or any other voltage. The result is reported by the POK output signal. Choose the I/O\_SENSE trip point such that the minimum monitored voltage at I/O\_SENSE exceeds the maximum I/O\_SENSE rising threshold.

Follow the guidelines below to program the I/O\_SENSE voltage:

- 1) Determine the tolerance of the output voltage to be monitored, VO: 5% is common.
- 2) Determine V<sub>I/O\_SENSE</sub> rising threshold tolerance:

I/O sense trip-point threshold,  $V_{I/O\_REF}$ , tolerance: 1.230V  $\pm 2.5\%$ 

Programming resistor tolerance: pick ±1% resistor or better (±2% over temperature)

Resistor-divider stackup tolerance: ±1% maximum for ±1% resistors

Resistor value resolution: ±0.5% (can be zero if exact resistor value is available)

Extra margin: 1%

Total = 7%

- 3) Set VI/O\_SENSE rising nominal value to: VO nominal value (VO tolerance + VI/O\_SENSE tolerance).
- 4) Calculate using the following equation:

$$R5 = \left(\frac{V_{1/O} - SENSENOM}{V_{1/O} - REF} - 1\right)R6$$

where R6 is typically  $10k\Omega$ .


**Example:**  $V_{I/O}$  nominal value = 3.3V, set  $V_{I/O}$ \_SENSE nominal value to 3.3V - (5% + 7%) = 2.904V.

Choose R6 = 10.0k $\Omega$ , 1%:


$$R5 = \left(\frac{V_{I/O\_SENSENOM}}{V_{I/O\_REF}} - 1\right)R6$$

$$R5 = \left(\frac{2.904V}{1.230V} - 1\right)10k\Omega = 13.61k\Omega$$

### **Typical Operating Circuit**



### **Pin Configurations**




### **Chip Information**

TRANSISTOR COUNT: 1272 PROCESS: BICMOS


### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.