

# DS2155DK/DS2156DK T1/E1/J1 Single-Chip Transceiver Design Kit Daughter Cards

#### www.maxim-ic.com

## **GENERAL DESCRIPTION**


The DS2155/DS2156 design kits are evaluation boards for the DS2155 and DS2156. The DS2155/DS2156 design kits are intended to be used as daughter cards with either the DK2000 or the DK101 motherboards. The boards are complete with a single-chip transceiver (SCT), transformers, termination resistors, configuration switches, line protection circuitry, network connectors, and an interface to the motherboard.

#### ORDERING INFORMATION

PART	DESCRIPTION
DS2155DK	DS2155 Design Kit Daughter Card
DS2156DK	DS2156 Design Kit Daughter Card

### **FEATURES**

- Expedites New Designs by Eliminating First-Pass Prototyping
- Interfaces Directly to the DK101 or DK2000 Motherboards
- Demonstrates Key Functions of the DS2156 and DS2155
- High-Level Software Provides Visual Access to Registers
- Software-Controlled (Register Mapped)
   Configuration Switches to Facilitate Clock and Signal Routing
- BNC Connections for 75Ω E1
- Bantam and RJ48 Connectors for 120Ω E1 and 100Ω T1
- Multitap Transformer to Facilitate True Impedance Matching for  $75\Omega$  and  $120\Omega/100\Omega$  Paths
- Network Interface Protection for Overvoltage and Overcurrent Events
- UTOPIA II Bus Connection for MPC8260 (DS2156 Only)
- UTOPIA II Prototype Connectors (DS2156 Only)
- Test Points and Prototype Area Available for Further Customization





of 21 REV: 060303

# **TABLE OF CONTENTS**

COMPONENT LIST	3
BASIC OPERATION	4
HARDWARE CONFIGURATION	4
QUICK SETUP (DEMO MODE)	4
QUICK SETUP (REGISTER VIEW)	
SAMPLE UTOPIA II CONFIGURATION (DS2156 ONLY)	5
REGISTER MAP	5
CPLD REGISTER MAP	6
DS2155/DS2156 INFORMATION	8
DS2155DK/DS2156DK INFORMATION	8
TECHNICAL SUPPORT	8
SCHEMATICS	
LIST OF TABLES	
Table 1. Daughter Card Address Map	5
Table 2 CPLD Register Map	6

# **COMPONENT LIST**

DESIGNATION	QTY	DESCRIPTION	SUPPLIER	PART
C1–C5, C8–C12, C15–C19, C21, C22, C29–C34	23	0.1μF 10%, 16V ceramic capacitors (0603)	Digi-Key	311-1088-1-ND
C7, C36	2	1μF 10%, 16V ceramic capacitors (1206)	Digi-Key	PCC1882CT-ND
C13, C14	2	0.1μF 10%, 16V ceramic capacitors (0805)	Digi-Key	311-1142-1-ND
C23	1	0.1μF 10%, 25V ceramic capacitor (1206)	Digi-Key	PCC1883CT-ND
C24-C27	4	0.22μF, 50V ceramic capacitors	Digi-Key	UNK
C35	1	10μF 20%, 16V tantalum capacitor (B case)	Digi-Key	PCS3106CT-ND
DS1, DS4-DS18	16	LED, green, SMD	Digi-Key	P501CT-ND
DS2, DS3	2	LED, red, SMD	Digi-Key	P500CT-ND
F1–F6	6	250V, 1.25A fuse, SMT	Teccor Electronics	F1250T
J1, J2	2	Male 0.1, SMD, 50-pin, dual-row vertical	Samtec	TSM-125-01-T-DV
J3, J4	2	Bantam connectors	SWK	RTT34B02
J5, J6	2	Connector BNC RA 5-pin	Kruvand	UCBJR220
J7–J9	3	Socket, SMD, 50-pin, dual-row vertical	Samtec	TFM-125-02-S-D- LC
JT10	1	Connector, 10-pin, dual-row vertical	Digi-Key	S2012-05-ND
L1	1	Choke, dual 4-line 24μH, 8-pin SO	Pulse Engineering	PE-65857
R1, R14, R21	3	51.1Ω 1%, 1/8W resistors (1206)	Digi-Key	P51.1FCT-ND
R2, R3, R58, R59	4			P0.0ETR-ND
R4, R5, R60	3	51.1Ω 1%, 1/10W resistors (0805)	Digi-Key	P51.1CCT-ND
R6, R9, R10, R13, R15–R19, R22, R23, R25–R29, R32, R37, R38, R44, R47–R49, R61	24	10kΩ 1%, 1/10W resistors (0805)	Digi-Key	P10.0KCCT-ND
R7, R8, R11, R12, R30, R31, R35, R36, R39–R43, R45, R50–R53	18	330Ω 0.1%, 1/10W MF resistors (0805)	Digi-Key	P330ZCT-ND
R24	1	1.0kΩ 1%, 1/10W resistor (0805)	Digi-Key	P1.00KCCT-ND
R33, R34	2	NOPOP	_	NOPOP
R46	1	4.7kΩ 1%, 1/8W resistor (0805)	Digi-Key	9C08052A4701FK HFT
R54, R55	2	61.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P61.9FCT-ND
R56, R57	2	49.9Ω 1%, 1/8W resistors (1206)	Digi-Key	P49.9FCT-ND
RJ1	1	RJ48 connector	Molex	43223
SW1	1	Switch DPDT slide 6-pin TH	Avnet	SSA22
T1	1	XFMR 16-pin SMT	Pulse Engineering	TX1099
U11	1	T1/E1/J1 XCVR 100-pin QFP, 0°C to +70°C	Dallas Semiconductor	DS2156L
U1–U4, U6	5	BBUS switch 10-bit CMOS, 150-mil, 24-pin SO	IDT	IDTQS3R861Q
U5	1	144-pin macrocell CPLD	Avnet	XC95144XL- 10TQ100C
U7–U10	4	Quad bus switch, 150-mil, 16-pin SO	IDT	IDTQS3125Q
Z1, Z6–Z8	4	160V, 500A Sidactor	Teccor Electronics	P1800SCMC
Z2, Z3	2	58V, 500A Sidactor	Teccor Electronics	P0640SCMC
Z4, Z5	2	6V, 50A Sidactor	Teccor Electronics	P0080SAMC
Z9, Z10	2	25V, 500A Sidactor	Teccor Electronics	P0300SCMC

#### **BASIC OPERATION**

This design kit relies upon several supporting files, which can be downloaded from our website at <a href="https://www.maxim-ic.com/DS2155DK">www.maxim-ic.com/DS2155DK</a>.

## **Hardware Configuration**

#### Using the DK101 processor board:

- Connect the daughter card to the DK101 processor board.
- Supply 3.3V to the banana-plug receptacles marked GND and VCC\_3.3V. (The external 5V connector and the TIM 5V supply headers are unused.)
- All processor board DIP switch settings should be in the ON position with exception for the flash programming switch, which should be OFF.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If
  the default installation options were used, click the Start button on the Windows toolbar and select
  Programs—ChipView—ChipView.

#### Using the DK2000 processor board:

- Connect the daughter card to the DK2000 processor board.
- Connect J1 to the power supply that is delivered with the kit. Alternately, a PC power supply can be connected to connector J2.
- From the Programs menu launch the host application named ChipView.exe. Run the ChipView application. If
  the default installation options were used, click the Start button on the Windows toolbar and select
  Programs—ChipView—ChipView.

#### General:

- Upon power-up the RLOS LED is lit, as well as the MCLK-2.048MHz and TCLK-2.048MHz LEDs.
- Due to the dual winding transformer, only the  $120\Omega$  line build-out configuration setting is needed to cover  $75\Omega$  E1 and  $120\Omega$  E1.

## **Quick Setup (Demo Mode)**

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Demo Mode.
- The program requests a configuration file, then select between the displayed files. (DS2155\_E1\_DSNCOM\_DRVR.cfg or DS2155\_T1\_DSNCOM\_DRVR.cfg).
- The Demo Mode screen appears. Upon external loopback, the LOS and OOF indicators extinguish.

## **Quick Setup (Register View)**

- The PC loads the program, offering a choice among Demo Mode, Register View, and Terminal Mode. Select Register View.
- The program requests a definition file, then select DS2155.def.
- The Register View screen appears, showing the register names, acronyms, and values.
- Predefined register settings for several functions are available as initialization files.
  - INI files are loaded by selecting the menu File→Reg Ini File→Load Ini File.
  - Load the INI file DS2155 T1 BERT ESF.ini.
  - After loading the INI file the following may be observed:

The RLOS LED extinguishes upon external loopback.

The DS2155/DS2156 begins transmitting a Daly pattern. When external loopback is applied, the BERT bit-count registers BBC1–3 and BEC1–3 may be updated by clearing and setting BC1.LC and clicking the Read All button.

#### Miscellaneous:

- Clock frequencies and certain pin bias levels are provided by a register-mapped CPLD, which is on the DS2155/DS2156 daughter card.
- The definition file for this CPLD is named DS215x\_35x\_CPLD\_V2.def. See the <u>CPLD Register Map</u> section for definitions.
- All files referenced above are available for download at www.maxim-ic.com/DS2155DK.

## Sample UTOPIA II Configuration (DS2156 Only)

The following register settings configure the DS2156 daughter card for UTOPIA II, single CLAV, 8-bit mode on PHY port 0. UTOPIA II bus connection is provided by header J1 (Tx) and header J2 (Rx).

After configuring the following registers toggle the MSTREG.URST bit to reset the UTOPIA II core.

UTOPIA II Setup, Register Settings for daughter card CPLD

NAME	VALUE	NAME	VALUE
SWITCH 1	0x0F	SWITCH 4	0x0F
SWITCH 2	0x03	LEVELS	0x07
SWITCH 3	0x0F		

### **UTOPIA II Setup, Register Settings for DS2156 E1 Configuration**

NAME	VALUE	NAME	VALUE
MSTREG	0x02	LBCR	0x00
E1RCR1	0x68	TAF	0x9B
E1RCR2	0x00	TNAF	0xC0
E1TCR1	0x15	LIC1	0x11
E1TCR2	0x00	LIC2	0x90
CCR1	0x00	LIC3	0x00
CCR4	0x00	LIC4	0x00
IOCR1	0x00		
IOCR2	0x00		

## UTOPIA II Setup, Register Settings for DS2156 UTOPIA II Configuration

NAME	VALUE	NAME	VALUE
U_TCFR	0x01	U_RCR2	0x0
U_TCR1	0x05	U_TIUPB	0x0
U_TCR2	0x00	PCPR	0x22
U_RCFR	0x01	PCDR1, 2, 3, 4	0x0
U RCR1	0x01		

## **REGISTER MAP**

The DK101 daughter card address space begins at 0x81000000.

The DK2000 daughter card address space begins at:

0x30000000 for slot 0

0x40000000 for slot 1

0x50000000 for slot 2

0x60000000 for slot 3

All offsets given in Table 1 are relative to the beginning of the daughter card address space.

**Table 1. Daughter Card Address Map** 

OFFSET	DEVICE	DESCRIPTION
0X0000 to 0X0015	CPLD	Board identification and clock/signal routing
0X1000 to 0X10ff	Iranecalvar	Board is populated with one of the following: DS2156, DS2155, DS21352, or DS21354. Please see data sheet for details.

Registers in the CPLD can be easily modified using the ChipView.exe, a host-based user interface software along with the definition file named *DS215x\_35x\_CPLD\_V2.def*. Definition files for the SCT are named *DS2155.def*, *DS21352.def*, or *DS21354.def*, depending on the board population option.

# **CPLD Register Map**

**Table 2. CPLD Register Map** 

OFFSET	NAME	TYPE	DESCRIPTION
0X0000	BID	Read-Only	Board ID
0X0002	XBIDH	Read-Only	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Board FAB Revision
0X0006	AREV	Read-Only	Board Assembly Revision
0X0007	PREV	Read-Only	PLD Revision
0X0011	SWITCH1	Read-Write	Pin to 1.544MHz
0X0012	SWITCH2	Read-Write	Pin to 2.048MHz
0X0013	SWITCH3	Read-Write	Pin-to-Pin Connect
0X0014	SWITCH4	Read-Write	Pin-to-Pin Connect
0X0015	LEVELS	Read-Write	Set Level On Pin 1 = 3.3V

# **ID Registers**

OFFSET	NAME	TYPE	VALUE	DESCRIPTION
0X0000	BID	Read-Only	0xD	Board ID
0X0002	XBIDH	Read-Only	0x0	High-Nibble Extended Board ID
0X0003	XBIDM	Read-Only	0x0	Middle-Nibble Extended Board ID
0X0004	XBIDL	Read-Only	0x5	Low-Nibble Extended Board ID
0X0005	BREV	Read-Only	Displays current FAB revision	Board FAB Revision
0X0006	AREV	Read-Only	Displays current assembly revision	Board Assembly Revision
0X0007	PREV	Read-Only	Displays current PLD firmware revision	PLD Revision

# **Control Registers**

The control registers are used primarily to control several banks of FET switches that route clocks and backplane signals. Please note that certain register settings cause line contention, e.g., setting SWITCH1.4 and SWITCH2.4 both to 0 would drive MCLK with <u>both</u> 1.544MHz and 2.048MHz.

## SWITCH1: PIN TO 1.544MHz (OFFSET = 0x0011) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH1.3	0 = Connect MCLK to the 1.544MHz clock 1 = Open Switch 1.4
TCLK	SWITCH1.2	0 = Connect TCLK to the 1.544MHz clock 1 = Open Switch 1.3
RSYSCLK	SWITCH1.1	0 = Connect RSYSCLK to the 1.544MHz clock 1 = Open Switch 1.2
TSYSCLK	SWITCH1.0	0 = Connect TSYSCLK to the 1.544MHz clock 1 = Open Switch 1.1

## SWITCH2: PIN TO 2.048MHz (Offset = 0X0012) INITIAL VALUE = 0x3

(MSB)							(LSB)
_	_	_	_	MCLK	TCLK	RSYSCLK	TSYSCLK

NAME	POSITION	FUNCTION
MCLK	SWITCH2.3	0 = Connect MCLK to the 2.048MHz clock 1 = Open Switch 2.4
TCLK	SWITCH2.2	0 = Connect TCLK to the 2.048MHz clock 1 = Open Switch 2.3
RSYSCLK	SWITCH2.1	0 = Connect RSYSCLK to the 2.048MHz clock 1 = Open Switch 2.2
TSYSCLK	SWITCH2.0	0 = Connect TSYSCLK to the 2.048MHz clock 1 = Open Switch 2.1

## SWITCH3: PIN-TO-PIN CONNECT (Offset = 0X0013) INITIAL VALUE = 0xF

(MSB)							(LSB)
_	_	_	_	TSS_RS	TCL_RC	RSY_RC	TSY_RC

NAME	POSITION	FUNCTION
TSS_RS	SWITCH3.3	0 = Connect TSSYNC to RSYNC 1 = Open Switch 3.4
TCL_RC	SWITCH3.2	0 = Connect TCLK to RCLK 1 = Open Switch 3.3
RSY_RC	SWITCH3.1	0 = Connect RSYSCLK to RCLK 1 = Open Switch 3.2
TSY_RC	SWITCH3.0	0 = Connect TSYSCLK to RCLK 1 = Open Switch 3.1

## SWITCH4: PIN-TO-PIN CONNECT (Offset = 0X0014) INITIAL VALUE = 0x3

 (MSB)
 (LSB)

 —
 —
 —
 UTCLK\_2048
 UT\_CLK\_2048
 RSER\_TSER
 RSYNC\_TSYNC

NAME	POSITION	FUNCTION		
URCLK_2048	SWITCH4.3	0 = Connect UR_CLK (TSSY 1 = Open Switch 4.4	NC) to 2.048N	ИHz
UTCLK_2048	SWITCH4.2	0 = Connect UT_CLK (TCHC 1 = Open Switch 4.3	LK) to 2.048N	ИНz
RSER_TSER	SWITCH4.1	0 = Connect RER to TSER 1 = Open Switch 4.2		
RSYNC_TSYNC	SWITCH4.0	0 = Connect RSYNC to TSYI 1 = Open Switch 4.1	NC	

#### LEVELS: SET LEVEL ON PIN (Offset = 0X0015) INITIAL VALUE = 0x6

(MSB)							(LSB)
	_	_	_	_	BP_EN	PPCTDM_EN	TUSEL

NAME	POSITION	FUNCTION
_	LEVELS1.3	_
BP_EN	LEVELS1.2	0 = Enable IDT switches that connect the UTOPIA bus to daughter card header
PPCTDM_EN	LEVELS1.1	0 = Enable IDT switches that connect the TDM bus to the daughter card header
TUSEL	LEVELS1.0	0 = Set DS2156.TUSEL to enable TDM backplane 1 = Set DS2156.TUSEL to enable UTOPIA backplane

**Note:** When the UTOPIA backplane is enabled (LEVELS.TUSEL = 1) there is a possibility for contention between the UTOPIA bus master and TSYSCLK, TSER, and RSER. To avoid this, the following switches should be opened when the UTOPIA backplane is enabled: SWITCH1.0, SWITCH2.0, SWITCH3.0, and SWITCH4.1

### DS2155/DS2156 INFORMATION

For more information about the DS2155 and DS2156, please consult the DS2155 and DS2156 data sheets available on our website at <a href="https://www.maxim-ic.com/DS2155">www.maxim-ic.com/DS2156</a> and <a href="https://www.maxim-ic.com/DS2156">www.maxim-ic.com/DS2156</a>. Software downloads are also available for this design kit.

### DS2155DK/DS2156DK INFORMATION


For more information about the DS2155DK and DS2156DK, including software downloads, please consult the DS2155DK/DS2156DK data sheet available on our website at <a href="https://www.maxim-ic.com/DS2155DK">www.maxim-ic.com/DS2155DK</a>.


#### **TECHNICAL SUPPORT**


For additional technical support, please e-mail your questions to telecom.support@dalsemi.com.


#### **SCHEMATICS**


The DS2155DK/DS2156DK schematics are featured in the following 13 pages.




















	8	7	6	5	4	3	
D		RXA_Ø RCHCLK RXA_1 RSIGF			RXENA BPCLK RX50C RCHBLK		
	— UR_ADDR2 —	RXA_2_RXCLAV_1 RSIG RXA_3_RXCLAV_2 RMSYNC		TXADDRØ = UT_ADDRØ = TXADDR1 =			T
c	RXADDR4 — UR_ADDR4 —	— <u>RXA_4_RXCL</u> AV_3		— UT_ADDR2 —	TXA_2_TXCLAV_1 TLCLK		
	— UR_CLAV			UT_ADDR3	TXA_4_TXCLAV_3		L <u>=</u>
	RXDATA_0	RXDATA_1_		TXCLAVØ = TXCLAV_Ø =			
В	RXDATA_2 — UR_DATA2 —  RXDATA_3 — UR_DATA3 —	RPOSI RXDATA_3		UT_DATAØ _	TXDATA_1		
	RXDATA_4	RCLKI		TXDATA_2 — UT_DATA2 —	TXDATA_2		
А	RXDATA_5	RCLKO RXDATA_6		UT_DATA3 _	TXDATA_4_		
	RXDATA_7 UR_DATA7				TXDATA_5_	TITLE:	
						ENGINEER:	:WS
-	8	7	б	5	4	3	







Miles   1900	Г	8		7		6	Ę	5			4		3	
Dues		BXCLK A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 BPCLK BP_EN BTS CLK15S4A_T CLK26AB CLK15S4A_T CLK26AB CLK15S4A_T CLSCAT D_ADD D_ADD D_ADD	2CB> 11C7 4C6C> 5C4 4C6C> 781 486C> 781 488C> 783 488C> 783 783 783 783 783 783 783 783 783 783	○ ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ 2834 11834 ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	RLOS_LOTC RLOS_LOTC_INDIC RMSYNC RNEGI RREGO RPOSI RPOSO RRING RSER RSIG RSIG RSIG RSYSCLK RIIP RW_I RXADDR0 RXADDR0 RXADDR1 RXADDR1 RXADDR2 RXADDR4 RXAD_RXADCAU_1 RXA_2 RXCLAU_1 RXA_2 RXCLAU_1 RXA_2 RXCLAU_2 RXCLAU_3 RXCLAU_3 RXCLAU_6 R	2C3 5B2(> 11C3) 17OR 5B2(> 2A65) BC7 11A65 2A65 BC7 11A65 BB7) 2C8 5A6( 1 2C8) BA7 11C7 2C8 3B7 11C7 2A65 BC7 9A6(> 2A65 BC7 9A6(> 2A65 BC7 1A65 2B6( 1 2B6( 1) 3B6( 1) 3B6( 1) 2B6( 1) 3B6(	BB3(> 11A5)  > 9C1(> 11D5(> )  > 2D6( 5A8( 11D5(> )  >		TNECO TPOSI TPOSO TPOSI TPOSO TRING TSER TSIG TSSYNC TSYSCLK TITY TUSEL TXADDRA TXADDRA TXADDRA TXADDRA TXADDRA TXALA TX	XCLAV_1 (XCLAV_2 (XCLAV_2 (XCLAV_3 (XCL	28B. 864. 1187. 28B. 864. 28B. 58P. 1187. 28B. 864. 1187. 28B. 18B. 308. 864. 982.0 285. 58 801. 205. 586. 1104. 926.0 292.0 586. 801. 11 286. 586. 1144. 295.0 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 801. 986.0 992.0 1105. 805. 784.0 965. 805. 784.0 965. 805. 784.0 965. 805. 784.0 965. 805. 805. 805. 805. 805. 805. 806.0 964.0 964.0 965.0 964.0 965.0 964.0 965.0 964.0 965.0 964.0 965.0 966.0 964.0 965.0 966.0	.D4<		5C4<> 2A3 2A5> 11A4>
NYMD14	В	D_AD4 D_AD5 D_AD5 D_AD7 ESIBRD ESIBS0 ESIBS1 INT INT_INDICATOR JTCLK JTD1 JTD0 JTHS JTRST LIUC MCLK MLK NIMDB NIMDB NIMDB NIMD11 NIMD12	2G3 486 2G3 486 2G3 446 2G3 446 2A5 11A 2A6 11A 2A6 11A 2G3 448 5A2 2A8 11A7 2B8 11A7 2B8 11A7 2B8 15A 2B4 2G8 4B4 2G8 4B4 2G8 4B2 4A8 4B2 4A8	<pre> ⟨ SCI ← 11C3 ← ⟨ ⟨ SA2 ← 11C3 ← SA5 ← ⟨ ⟨ ← ⟨ ⟨ 11A7 ← SA5 ← 11B7 ← ⟨ ⟨ 2A5 ← 11B7 ← ⟨ ⟨ 2A5 ← 11B5 ←   ⟨ 2A5 ← 11B5 ←</pre>	RXDATA_2 RXDATA_3 RXDATA_4 RXDATA_5 RXDATA_6 RXDATA_6 RXDATA_6 RXENB RXENB RXENB RXENB RXENB SNIM_B2 SNIM_B2 SNIM_B5 SNIM_B5 SNIM_B5 SNIM_B6 SNIM_B6 SNIM_B7 SAI_BEEN	BBTC   7C8C   BBTS     BB2C   7C8C   BBTS     BB2C   7C8C   BATS     BB2C   8D5     BB5C   8D5     BB7C   7B6C   BD4     4C2C   4C2C     4C2C   4C2C     4C2C   4C2C     4C2C   4C2C     4C2C   4C2C     4C2C   4C2C     4C2C     4C2C   4C2C     4C2C	888 888 8A8 8A8 8A8		TXDATA_I TXDATA_I TXDATA_I TXDATA_I TXENABLI TXPRTY TXSOC UOP2 UOP2 UOP2 UOP2 UCP3 UR_ADDR UR_ADTA	55 ( ) 6 ( ) 7 ( ) 8 ( ) 9 ( )	6C24, 7C54, 844, 885 6C74, 7C44, 8B1, 8B2 6C24, 7C54, 8B1), 8B2 6C24, BC1), 7B44, 8C2 6C54, BC1), 7B44, 8B2, 8B2 6C54, 7B44, 8B1, 8B2 6C6, 7B44, 8B1, 8B2 6C6, 8C1, 11A5, 2A65, 1B14, 11A5, 2A65, 8B14, 11A5, 8B2 6C6, 8C6, 8C6, 8C6, 8C6, 8C6, 8C6, 8C6,			
SWS	А	N.IMD.14 N.IMD.15 N.P27 N.P28 PPC_RSYNC PPC_RSYNC PPC_RSYD PPC_TSYNC PPC_TSYNC PPC_TSYNC PPC_TXDL RCHELK RCLL RCL RCL RCLK RCLK RCLK RCLK RCLK	4B2<> 4C2<> 2A4< 1.1A4           2A3         11A3           4C8         9A4           4C8         9A9           4C8         9A9           4C8         9A9           4C8         9A9           4C8         9A9           2C8         9D7           2C8         11C7           2D5         9B07           2C6         9A1           2C7         2B5           3C7         2B6           3C8         3C7           2B6         5C1           2C6         3C7           2C7         3C7           3C8         3C8           3C9         3C9           3C9         3C9           3C9         3C9	C C C C C C C C C C C C C C C C C C C	SW2_BBEN SW3_BBEN SW3_BIEN SW3_BBEN SW4_BBEN SW4_BBEN SW4_BBEN SW4_BBEN TCHELK TCHCLK TCLK TCLKO TDATA TDI TDO TLINSU TLINSU	SA3C 9BBC SA3C 9B3C SA3C 9B3C SA3C 9B3C SA3C 9B1C SA3C 9B1C SB4C 9B3C SB4C 9B3C SB4C 9B2C 2D3 8C4 11C3> 2D55 11D4> 8A1C SB6C 5DBC 11D5C BB4 2BBC SA6C 1 2BB 8A4 11B7> 2D5C 11D4C> SB6C 5C7C 4D3C 4B6C 2D5S 8C4 11D4> SB6C 5C7C SB6C 5D7C SB6C 5D7C SB6C 5D7C SB6C 5D7C SB6C 5C7C SC4 2D5C 5B6C 1	1874		UR_DATA UR_DATA UR_ENB UR_ENB UT_ADDR UT_ADDR UT_ADDR UT_ADDR UT_ADDR UT_ADDR UT_ADDR UT_DATA	55	886 886 886 885 885 885 885 885 885 885			DS2156DKØ2
		8		7	<u> </u>	6	5				4	<u> </u>	ENGINEER:	SWS

### Part Cross-Reference for the entire design ###    Description   Part		
C13 CAP BA1   R22 RES1 SA7   TP36 TSTPNT_SNG 10A5		
C19   CAP   1883   RES1   SA7   L4   IDTOSSABEL_U 6D6		
C35 CAP 1886 C35 CAP 1886 C36 CAP 1886 C36 CAP 1886 C37 CAP 1886 C38 CAP 1886 C38 CAP 1886 C38 CAP 1886 C38 CAP 1886 C39 CAP 1886 C30 C		
DS17 LED SBS DS18 LED SA3 PS1 FUSE 3B4 PS2 FUSE 3B4 PS3 FUSE 3B4 PS3 FUSE 3B4 PS4 FUSE 3B4 PS5 FUSE 3B4 PS5 FUSE 3B4 PS5 FUSE 3B4 PS5 FUSE 3B4 PS6 FUSE 3B5 PS6 FUSE 3B6 PS7 FUSE 3B6 PS7 FUSE 3B6 PS8 PS8 SBS SMITCH_DP0T_SLIDE_ESP 3B6 PS8 SBS SBS SMITCH_DP0T_SLIDE_ESP 3B6 PS8 SBS SBS SMITCH_DP0T_SLIDE_ESP 3B6 PS6 FUSE 3B6 PS7 FUSE 3B6 PS7 FUSE 3B6 PS8 SBS SBS SBS SBS SBS SBS SBS SBS SBS S	DS	S2156DKØ2
8 7 6 5 4 3	SW	<u> </u>