



February 1984 Revised February 2002 1M74HCT164 8-Bit Serial-in/Parallel-out Shift Register

SEMICONDUCTOR

MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Features

- Typical propagation delay: 20 ns
- Low quiescent current: 40 µA maximum (74HCT Series)
- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible

Ordering Code:

Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.





Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (VIN)	-1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	-0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC}) ±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units		
Supply Voltage (V _{CC})	4.5	5.5	V		
DC Input or Output Voltage					
(V _{IN} , V _{OUT})	0	V_{CC}	V		
Operating Temperature Range (T _A)	-40	+85	°C		
Input Rise or Fall Times					
(t _r , t _f)		500	ns		
Note 1: Absolute Maximum Ratings are those values beyond which dam- age to the device may occur.					
Note 2: Unless otherwise specified all voltages are referenced to ground.					
Note 3: Power Dissipation temperature derating 12 mW/°C from 65°C to 85°C.	g — plast	ic "N" pac	kage: -		

DC Electrical Characteristics

 $V_{CC} = 5V \pm 10\%$ (unless otherwise specified)

Symbol	Parameter	Conditions	$T_A = 25^{\circ}C$		$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
		Conditions	Тур		Guaranteed L	Units	
V _{IH}	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage						
VIL	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage			0.0	0.0	0.0	•
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}					
	Output Voltage	I _{OUT} = 20 μA	V _{CC}	V _{CC} -0.1	V _{CC} -0.1	V _{CC} - 0.1	
		$ I_{OUT} = 4.0 \text{ mA}, \text{V}_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT} = 4.8$ mA, $V_{CC} = 5.5$ V	5.2	4.98	4.84	4.7	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}					
	Voltage	$ I_{OUT} = 20 \ \mu A$	0	0.1	0.1	0.1	
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND		±0.1	±1.0	±1.0	μΑ
I _{CC}	Maximum Quiescent	V _{IN} = V _{CC} or GND		8.0	80	160	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$		0.0	50	100	μΑ
		V _{IN} = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA

Note 4: This is measured per pin. All other inputs are held at V_{CC} ground.

MM74HCT164

64
CT
4H
AM7
~

AC Electrical Characteristics

 $V_{CC} = 5V, T_A = 25^{\circ}C, C_L = 15 \text{ pF}, t_r = t_f = 6 \text{ ns}$

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units	
MAX	Maximum Operating	50% Duty	55	35	MHz	
	Frequency from Clock to Q	Cycle Clock				
PHL, ^t PLH	Maximum Propagation		17	27	ns	
	Delay Clock to Q					
PHL	Maximum Propagation		23	38	ns	
	Delay from Clear to Q					
t _{REM}	Minimum Removal Time,		3	6	ns	
	Clear to Clock					
t _S	Minimum Set Up Time	t _H ≥20 ns	6	13	ns	
	Data to Clock					
Ч	Minimum Hold Time	t _S ≥20 ns	1.5	5	ns	
	Clock to Data					
ŧw	Minimum Pulse Width		9	16	ns	
	Clock, Preset or Clear					

Symbol	Parameter	Conditions	T _A =	$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C$ to $85^{\circ}C$		$T_A = -55^{\circ}C$ to $125^{\circ}C$	
			Тур	Max	Min	Max	Min	Max	Units
f _{MAX}	Maximum Operating	50% Duty	45	30		25		22	MHz
	Frequency	Cycle Clock							
t _{PHL} , t _{PLH}	Maximum Propagation		20	30		38		45	ns
	Delay from Clock to Q								
t _{PHL}	Maximum Propagation		26	41		51		61	ns
	Delay from Clear to Q								
t _{REM}	Minimum Removal Time		4	8		10		14	ns
	Clear to Clock								
t _S	Minimum Setup Time	t _H ≥ 20 ns	7	15		19		23	ns
	Data to Clock								
t _H	Minimum Hold Time	t _S ≥ 20 ns	1.5	5		5		5	ns
	Clock to Data								
t _W	Minimum Pulse Width		10	18		22		27	ns
	Clock, or Clear								
t _r , t _f	Maximum Input Rise and			500		500		500	ns
	Fall Time								
t _{THL} , t _{TLH}	Maximum Output			15		19		22	ns
	Rise and Fall Time								
C _{PD}	Power Dissipation	(per flip-flop)	160						pF
	Capacitance (Note 5)								
C _{IN}	Maximum Input		5	10		10		10	pF
	Capacitance								

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D=C_{PD}$ V_{CC}^2 f+I_{CC} V_{CC} , and the no load dynamic current consumption, $I_S=C_{PD}$ V_{CC} f+I_{CC}.







7