

# 捷多邦,专业PCB打样工厂,24小时加急出货

# HT48R30A-1/HT48C30-1 8-Bit I/O Type MCU

#### Features

- Operating voltage: f<sub>SYS</sub>=4MHz: 2.2V~5.5V f<sub>SYS</sub>=8MHz: 3.3V~5.5V
- Low voltage reset function
- 25 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 8-stage prescaler
- On-chip RC oscillator, external crystal and RC oscillator
- 32768Hz crystal oscillator for timing purposes only
- Watchdog Timer


zsc.com

- 2048×14 program memory ROM
- General Description

The HT48R30A-1/HT48C30-1 are 8-bit high performance, RISC architecture microcontroller devices specifically designed for multiple I/O control product applications. The mask version HT48C30-1 is fully pin and functionally compatible with the OTP version HT48R30A-1 device.


- 96×8 data memory RAM
- Buzzer driving pair and PFD supported
- HALT function and wake-up feature reduce power consumption
- 4-level subroutine nesting
- Up to  $0.5\mu s$  instruction cycle with 8MHz system clock at V<sub>DD</sub>=5V
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
  - 24/28-pin SKDIP/SOP package

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, HALT and wake-up functions, watchdog timer, buzzer driver, as well as low cost, enhance the versatility of these devices to suit a wide range of application possibilities such as industrial control, consumer products, subsystem controllers, etc.






### **Pin Assignment**



HT48C30-1



\* The IC substrate should be connected to VSS in the PCB layout artwork.



### **Pad Description**

Pad Name	I/O	Options	Description
PA0~PA7	I/O	Pull-high* Wake-up CMOS/Schmitt trigger Input	Bidirectional 8-bit input/output port. Each bit can be configured as a wake-up input by options. Software instructions determine the CMOS output or Schmitt trigger or CMOS input (depends on an options) with pull-high resistor (determined by 1-bit pull-high options).
PB0/ <u>BZ</u> PB1/ <u>BZ</u> PB2~PB7	I/O	Pull-high* PB0 or <u>BZ</u> PB1 or BZ	Bidirectional 8-bit input/output port. Software instructions determine the CMOS output or Schmitt trigger input with pull-high resistor (determined by pull-high options). The PB0 and PB1 are pin-shared with the BZ and $\overline{\text{BZ}}$ , respectively. Once the PB0 or PB1 is selected as buzzer driving outputs, the output signals come from an internal PFD generator (shared with timer/event counter).
VSS	_	_	Negative power supply, ground
PG0/INT	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS out- put or Schmitt trigger input with pull-high resistor (determined by 1-bit pull-high options). This external interrupt input is pin-shared with PG0. The external interrupt input is activated on a high to low transition.
PC0/TMR PC1~PC5	I/O	Pull-high*	Bidirectional I/O lines. Software instructions determine the CMOS out- put or Schmitt trigger input with pull-high resistor (determined by 1-bit pull-high options). The timer input are pin-shared with PC0.
RES	Ι	_	Schmitt trigger reset input. Active low
VDD	_	_	Positive power supply
OSC1/PG1 OSC2/PG2	I O	Pull-high* Crystal or RC or Int. RC+I/O or Int. RC+RTC	OSC1, OSC2 are connected to an RC network or Crystal (determined by options) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock. These two pins can also be optioned as an RTC oscillator (32768Hz) or I/O lines. In these two cases, the system clock comes from an internal RC oscillator whose frequency has 4 options (3.2MHz, 1.6MHz, 800kHz, 400kHz). If the I/O option is selected, the pull-high options can also be enabled or disabled. Otherwise the PG1 and PG2 are used as internal registers (pull-high resistors are always disabled).

Note: "\*" The pull-high resistors of each I/O port (PA, PB, PC, PG) are controlled by 1-bit option. Or Schmitt trigger option of port A is controlled by 1-bit option.

#### Absolute Maximum Ratings

Supply Voltage	V <sub>SS</sub> –0.3V to V <sub>SS</sub> +6.0V	Storage Temperature	50°C to 125°C
Input Voltage	V <sub>SS</sub> –0.3V to V <sub>DD</sub> +0.3V	Operating Temperature	–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



### **D.C. Characteristics**

Ta=25°C

Symphol	Devenuetor	Test Conditions		Min.	-	Max		
Symbol	Parameter		Conditions	wiin.	Тур.	Max.	Unit	
V		_	f <sub>SYS</sub> =4MHz	2.2	_	5.5	V	
V <sub>DD</sub>	Operating Voltage	_	f <sub>SYS</sub> =8MHz	3.3	_	5.5	V	
1		3V		_	0.6	1.5	mA	
I <sub>DD1</sub>	Operating Current (Crystal OSC)	5V	No load, f <sub>SYS</sub> =4MHz	_	2	4	mA	
1		3V		_	0.8	1.5	mA	
I <sub>DD2</sub>	Operating Current (RC OSC)	5V	No load, f <sub>SYS</sub> =4MHz	_	2.5	4	mA	
I <sub>DD3</sub>	Operating Current (Crystal OSC)	5V	No load, f <sub>SYS</sub> =8MHz		3	5	mA	
		3V			_	5	μA	
I <sub>STB1</sub>	Standby Current (WDT Enabled RTC Off)	5V	No load, system HALT		_	10	μA	
		3V		_	_	1	μA	
I <sub>STB2</sub>	Standby Current (WDT Disabled RTC Off)		No load, system HALT	_	_	2	μA	
	Standby Current (WDT Disabled, RTC On)		No load, system HALT	_	_	5	μA	
I <sub>STB3</sub>					_	10	μA	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	_		0	_	0.3V <sub>DD</sub>	V	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	_	_	0.7V <sub>DD</sub>	_	V <sub>DD</sub>	V	
V <sub>IL2</sub>	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V	
V <sub>IH2</sub>	Input High Voltage (RES)			0.9V <sub>DD</sub>	_	V <sub>DD</sub>	V	
V <sub>LVR</sub>	Low Voltage Reset		LVRenabled	2.7	3.0	3.3	V	
1		3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	4	8	_	mA	
I <sub>OL</sub>	I/O Port Sink Current	5V	V <sub>OL</sub> =0.1V <sub>DD</sub>	10	20	_	mA	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-2	-4	_	mA	
I <sub>ОН</sub>	I/O Port Source Current	5V	V <sub>OH</sub> =0.9V <sub>DD</sub>	-5	-10	_	mA	
-		3V		40	60	80	kΩ	
R <sub>PH</sub>	Pull-high Resistance	5V	_	10	30	50	kΩ	



### A.C. Characteristics

Ta=25°C

Symphol	Parameter		Test Conditions	Min.	-	May	Unit	
Symbol	Parameter	V <sub>DD</sub>	Conditions	win.	Тур.	Max.	Unit	
£		_	2.2V~5.5V	400	_	4000	kHz	
f <sub>SYS1</sub>	System Clock (Crystal OSC)	_	3.3V~5.5V	400		8000	kHz	
		_	2.2V~5.5V	400	_	4000	kHz	
f <sub>SYS2</sub>	System Clock (RC OSC)	_	3.3V~5.5V	400		8000	kHz	
			3.2MHz	1800		5400	kHz	
<u>,</u>			1.6MHz	900		2700	kHz	
f <sub>SYS3</sub>	System Clock (Internal RC OSC)	5V	800kHz	450		1350	kHz	
			400kHz	225		675	kHz	
		_	2.2V~5.5V	0		4000	kHz	
f <sub>TIMER</sub>	Timer I/P Frequency (TMR)		3.3V~5.5V	0		8000	kHz	
		3V		45	90	180	μs	
twdtosc	Watchdog Oscillator Period	5V		32	65	130	μs	
t	Wetchdow Time, cut Daried (WDT OSC)	3V		11	23	46	ms	
t <sub>WDT1</sub>	Watchdog Time-out Period (WDT OSC)		Without WDT prescaler	8	17	33	ms	
t <sub>WDT2</sub>	Watchdog Time-out Period (System Clock)	_	Without WDT prescaler	_	1024	_	t <sub>SYS</sub>	
t <sub>WDT3</sub>	Watchdog Time-out Period (RTC OSC)	_	Without WDT prescaler		7.812	—	ms	
t <sub>RES</sub>	External Reset Low Pulse Width	_		1		_	μs	
t <sub>SST</sub>	System Start-up Timer Period	_	Wake-up from HALT		1024	_	t <sub>SYS</sub>	
t <sub>INT</sub>	Interrupt Pulse Width	_	_	1			μs	



#### **Functional Description**

#### **Execution Flow**

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

#### **Program Counter – PC**

The program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a full range of program memory.


After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call or return from subroutine, initial reset, internal interrupt, external interrupt or return from interrupt, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within the current program ROM page.

When a control transfer takes place, an additional dummy cycle is required.



Execution flow

Mode	Program Counter										
Mode	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow	0	0	0	0	0	0	0	1	0	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

#### Program counter

Note: \*10~\*0: Program counter bits

#10~#0: Instruction code bits

S10~S0: Stack register bits @7~@0: PCL bits



#### **Program Memory – ROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into  $2048 \times 14$  bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

Location 000H


This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

Location 004H

This area is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.



Program memory

#### • Table location

Any location in the program memory space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, one page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2-bits words are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in the TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

#### Stack Register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 4 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

Instruction		Table Location									
instruction	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

#### Table location

Note: \*10~\*0: Table location bits

@7~@0: Table pointer bits

P10~P8: Current program counter bits



If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the stack pointer is (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 4 return addresses are stored).

#### Data Memory – RAM

The data memory is designed with  $115 \times 8$  bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (96×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing registers (R0;00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer registers (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), Watchdog Timer option setting register (WDTS;09H), I/O registers (PA;12H, PB;14H, PC;16H, PG;1EH) and I/O control registers (PAC;13H, PBC;15H, PCC;17H, PGC;1FH). The remaining space before the 20H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction commands.

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer registers (MP).


#### Indirect Addressing Register

Location 00H is indirect addressing register that is not physically implemented. Any read/write operation of [00H] will access data memory pointed to by MP. Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register (MP) is 8-bit registers.

#### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.



#### RAM mapping

#### Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.



#### Status Register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The device provides an external interrupt and internal timer/event counter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable or disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may occur during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of the  $\overline{INT}$  and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledge signals are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Labels	Bits	Function
с	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
ov	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by system power-up or executing the "CLR WDT" instruction. PD is set by execut- ing the "HALT" instruction.
то	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6	Unused bit, read as "0"
	7	Unused bit, read as "0"

#### Status register



Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
	2	ETI	Controls the Timer/Event Counter 0 interrupt (1= enabled; 0= disabled)
INTC	3	_	Unused bit, read as "0"
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	TF	Internal Timer/Event Counter 0 request flag (1= active; 0= inactive)
	6	_	Unused bit, read as "0"
	7		Unused bit, read as "0"

#### **INTC** register

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.


No.	Interrupt Source	Priority	Vector
а	External Interrupt	1	04H
b	Timer/Event Counter Overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter interrupt bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### **Oscillator Configuration**

There are 3 oscillator circuits in the microcontroller.



All of them are designed for system clocks, namely the external RC oscillator, the external Crystal oscillator and the internal RC oscillator, which are determined by options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VDD is required and the resistance must range from  $24k\Omega$  to  $1M\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator. No other external components are required. In stead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required. If the internal RC oscillator is used, the OSC1 and OSC2 can be selected as general I/O lines or an 32768Hz crystal oscillator (RTC OSC). Also, the frequencies of the internal RC oscillator can be 3.2MHz, 1.6MHz, 800kHz and 400kHz (depends on the options).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the oscillator still works within a period of  $65\mu$ s/5V. The WDT oscillator can be disabled by options to conserve power.



#### Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator), RTC clock or instruction clock (system clock divided by 4), determines the options. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by options. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation. The RTC clock is enabled only in the internal RC+RTC mode.

Once the internal WDT oscillator (RC oscillator with a period of 65µs/5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of 17ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized. Writing data to WS2, WS1, WS0 (bit 2,1,0 of the WDTS) can give different time-out periods. If WS2, WS1, and WS0 are all equal to 1, the division ratio is up to 1:128, and the maximum time-out period is 2.1s/5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operates in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic. The high nibble and bit 3 of the WDTS are reserved for user s defined flags, which can be used to indicate some specified status.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) or 32kHz crystal oscillator (RTC OSC) is strongly recommended, since the HALT will stop the system clock.

WS2	WS1	WS0	Division Ratio
0	0	0	1:1
0	0	1	1:2
0	1	0	1:4
0	1	1	1:8
1	0	0	1:16
1	0	1	1:32
1	1	0	1:64
1	1	1	1:128




The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset" and only the PC and SP are reset to zero. To clear the contents of WDT (including the WDT prescaler), three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the option -"CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

#### **Power Down Operation – HALT**

The HALT mode is initialized by the "HALT" instruction and results in the following...

- The system oscillator will be turned off but the WDT oscillator remains running (if the WDT oscillator is selected).
- The contents of the on chip RAM and registers remain unchanged.
- WDT and WDT prescaler will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others remain in their original status.



Watchdog Timer



The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it awakens from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 (system clock period) to resume normal operation. In other words, a dummy period will be inserted after a wake-up. If the wake-up results from an interrupt acknowledge signal, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status. The RTC oscillator still runs in the HALT mode (if the RTC oscillator is enabled).

#### Reset

There are three ways in which a reset can occur:


- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

The time-out during HALT is different from other chip reset conditions, since it can perform a warm reset that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different chip resets.

то	PD	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: u stands for unchanged

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or  $\overline{\text{RES}}$  reset) or the system awakes from the HALT state.



Reset configuration

When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.

An extra option load time delay is added during system reset (power-up, WDT time-out at normal mode or  $\overline{\text{RES}}$  reset).

The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
Prescaler	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/Event Counter	Off
Input/Output Ports	Input mode
SP	Points to the top of the stack



Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	xxxx xxxx	XXXX XXXX	XXXX XXXX	XXXX XXXX	սսսս սսսս
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
Program Counter	000H	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	xxxx xxxx	นนนน นนนน	սսսս սսսս	นนนน นนนน	นนนน นนนน
TBLP	xxxx xxxx	นนนน นนนน	սսսս սսսս	นนนน นนนน	սսսս սսսս
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	00 -000	00 -000	00 -000	00 -000	uu -uuu
WDTS	0000 0111	0000 0111	0000 0111	0000 0111	սսսս սսսս
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PAC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
РВ	1111 1111	1111 1111	1111 1111	1111 1111	սսսս սսսս
PBC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PCC	11 1111	11 1111	11 1111	11 1111	uu uuuu
PG	111	111	111	111	uuu
PGC	111	111	111	111	uuu

The states of the registers is summarized in the table.

Note: "\*" stands for "warm reset"

"u" stands for "unchanged"

"x" stands for "unknown"

#### **Timer/Event Counter**

Timer/event counters (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or from the system clock or RTC.

Using the internal clock sources, there are 2 reference time-bases for timer/event counter. The internal clock source can be selected as coming from  $f_{SYS}$  (can always be optioned) or  $f_{RTC}$  (enabled only system oscillator in the Int. RC+RTC mode) by options. Using external clock input allows the user to count external events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.

The timer/event counter can generate PFD signal by using external or internal clock and PFD frequency is determine by the equation  $f_{INT}/[2\times(256-N)]$ .

There are 2 registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options. The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm INT}$  clock or RTC clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal. The counting is based on the  $f_{\rm INT}$  clock or RTC clock.

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in



this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the corresponding interrupt services.


In the case of timer/event counter OFF condition, writing

data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs (a timer/event counter reloading will occur at the same time). When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate PFD signals for buzzer driving.

Label (TMRC)	Bits	Function
PSC0~PSC2	0~2	To define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{INT}=f_{SYS}/2$ or $f_{RTC}/2$ 001: $f_{INT}=f_{SYS}/4$ or $f_{RTC}/4$ 010: $f_{INT}=f_{SYS}/8$ or $f_{RTC}/8$ 011: $f_{INT}=f_{SYS}/16$ or $f_{RTC}/16$ 100: $f_{INT}=f_{SYS}/32$ or $f_{RTC}/32$ 101: $f_{INT}=f_{SYS}/128$ or $f_{RTC}/128$ 111: $f_{INT}=f_{SYS}/226$ or $f_{RTC}/226$
TE	3	To define the TMR0 active edge of timer/event counter 0 (0=active on low to high; 1=active on high to low)
TON	4	To enable or disable timer 0 counting (0=disabled; 1=enabled)
	5	Unused bit, read as "0"
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC register



Timer/Event Counter



#### Input/Output Ports

There are 25 bidirectional input/output lines in the microcontroller, labeled from PA to PC and PG, which are mapped to the data memory of [12H], [14H], [16H] and [1EH] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H, 16H or 1EH). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PCC, PGC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H, 17H and 1FH.

After a chip reset, these input/output lines remain at high levels or floating state (depending on the pull-high op-

tions). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H, 16H or 1EH) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 5-bit of port G are not physically implemented; on reading them a "0" is returned whereas writing then results in no-operation. See Application note.

There is a pull-high option available for all I/O lines (bit option). Once the pull-high option of an I/O line is selected, the I/O line have pull-high resistor. Otherwise, the pull-high resistor is absent. It should be noted that a non-pull-high I/O line operating in input mode will cause a floating state.


The PB0 and PB1 are pin-shared with BZ and  $\overline{\text{BZ}}$  signal, respectively. If the  $\overline{\text{BZ/BZ}}$  option is selected, the output signal in output mode of PB0/PB1 will be the PFD signal generated by timer/event counter 0 overflow signal. The input mode always remain in its original functions. Once the  $\overline{\text{BZ/BZ}}$  option is selected, the buzzer output signals are controlled by the PB0 data register only. The I/O functions of PB0/PB1 are shown below.

PB0 I/O	I	I	0	0	0	0	0	0	0	0
PB1 I/O	I	0	I	I	I	0	0	0	0	0
PB0 Mode	x	x	С	В	В	С	В	В	В	В
PB1 Mode	x	С	x	x	x	С	С	С	В	В
PB0 Data	х	х	D	0	1	D <sub>0</sub>	0	1	0	1
PB1 Data	x	D	x	x	x	D <sub>1</sub>	D	D	x	x
PB0 Pad Status	I	I	D	0	В	D <sub>0</sub>	0	В	0	В
PB1 Pad Status	I	D	I	I	I	D <sub>1</sub>	D	D	0	В

Note: "I" input, "O" output, "D, D<sub>0</sub>, D<sub>1</sub>" data, "B" buzzer option, BZ or BZ, "x" don t care

"C" CMOS output







The PG0 is pin-shared with  $\overline{INT}$ .

In case of "Internal RC+I/O" system oscillator, the PG1 and PG2 are pin-shared with OSC1 and OSC2 pins. Once the "Internal RC+I/O" mode is selected, the PG1 and PG2 can be used as general purpose I/O lines. Otherwise, the pull-high resistors and I/O functions of PG1 and PG2 will be disabled.

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

#### Low Voltage Reset – LVR

The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range  $0.9V \sim V_{LVR}$ , such as changing a battery, the LVR will automatically reset the device internally.


The LVR includes the following specifications:

- The low voltage (0.9V–V $_{\rm LVR}$ ) has to remain in their original state to exceed 1ms. If the low voltage state


does not exceed 1ms, the LVR will ignore it and do not perform a reset function.


• The LVR uses the "OR" function with the external RES signal to perform chip reset.

The relationship between  $V_{\text{DD}}$  and  $V_{\text{LVR}}$  is shown below.



Note: V<sub>OPR</sub> is the voltage range for proper chip operation at 4MHz system clock.





- Note: \*1: To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.
  - \*2: Since low voltage has to be maintained in its original state and exceed 1ms, therefore 1ms delay enters the reset mode.

#### Options


The following table shows all kinds of options in the microcontroller. All of the options must be defined to ensure proper system functioning.

Items	Options
1	WDT clock source: WDT oscillator or $f_{SYS}/4$ or RTC oscillator or disable
2	CLRWDT instructions: 1 or 2 instructions
3	Timer/event counter clock sources: f <sub>SYS</sub> or RTCOSC
4	PA bit wake-up enable or disable
5	PA CMOS or Schmitt input
6	PA, PB, PC, PG pull-high enable or disable (By port)
7	BZ/BZ enable or disable
8	LVR enable or disable
9	System oscillator Ext. RC, Ext.crystal, Int.RC+RTC or Int.RC+PG1/PG2
10	Int.RC frequency selection 3.2MHz, 1.6MHz, 800kHz or 400kHz



#### **Application Circuits**

#### RC Oscillator for Multiple I/O Applications



Vdd Ç VDD PA0~PA7 PB2~PB7 100kΩ ⋛ PC1~PC5 C1 OSC1 10kΩ C2 0.1µF OSC2 PB0/BZ ◀ ► PB1/BZ ◀ ► 0.1µF RES vss PC0/TMR ◀ ►  $\overline{}$ INT/PG0 HT48R30A-1/HT48C30-1


Crystal or Ceramic Resonator for Multiple I/O

Applications

Note: C1=C2=300pF if f<sub>SYS</sub><1MHz Otherwise, C1=C2=0

#### Internal RC Oscillator for Multiple I/O Applications

# Internal RC Oscillator with RTC for Multiple I/O Applications



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing RES to high.



### Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1	1	
ADD A,[m] ADDM A,[m]	Add data memory to ACC Add ACC to data memory	1 1 <sup>(1)</sup>	Z,C,AC,OV Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,OV
ADCM A,[m]	Add ACC to data memory with carry	1 <sup>(1)</sup>	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	1	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 <sup>(1)</sup>	С
Logic Operati	on		
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC	1	Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	1 <sup>(1)</sup>	Z
ORM A,[m]	OR ACC to data memory	1 <sup>(1)</sup>	Z
XORM A,[m]	Exclusive-OR ACC to data memory	1 <sup>(1)</sup>	Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x	Exclusive-OR immediate data to ACC	1 1 <sup>(1)</sup>	Z
CPL [m]	Complement data memory	1	Z Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment & I			_
INCA [m]	Increment data memory with result in ACC	1 1 <sup>(1)</sup>	Z
INC [m]	Increment data memory		Z
DECA [m]	Decrement data memory with result in ACC	1 1 <sup>(1)</sup>	Z
DEC [m]	Decrement data memory	1	Z
Rotate		1	
RRA [m]	Rotate data memory right with result in ACC	1	None
RR [m]	Rotate data memory right	1 <sup>(1)</sup>	None
RRCA [m]	Rotate data memory right through carry with result in ACC	1	С
RRC [m]	Rotate data memory right through carry	1 <sup>(1)</sup>	С
RLA [m]	Rotate data memory left with result in ACC	1	None
RL [m]	Rotate data memory left	1 <sup>(1)</sup>	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1 1 <sup>(1)</sup>	С
RLC [m]	Rotate data memory left through carry	1	С
Data Move	I	1	
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	1 <sup>(1)</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of data memory	$1^{(1)}$	None
SET [m].i	Set bit of data memory	1 <sup>(1)</sup>	None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 <sup>(2)</sup>	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 <sup>(2)</sup>	None
SZ [m].i	Skip if bit i of data memory is zero	1 <sup>(2)</sup>	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 <sup>(2)</sup>	None
SIZ [m]	Skip if increment data memory is zero	1 <sup>(3)</sup>	None
SDZ [m]	Skip if decrement data memory is zero	1 <sup>(3)</sup>	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 <sup>(2)</sup>	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 <sup>(2)</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 <sup>(1)</sup>	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 <sup>(1)</sup>	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 <sup>(1)</sup>	None
SET [m]	Set data memory	1 <sup>(1)</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
CLR WDT2	Pre-clear Watchdog Timer	1	TO <sup>(4)</sup> ,PD <sup>(4)</sup>
SWAP [m]	Swap nibbles of data memory	1 <sup>(1)</sup>	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- $\checkmark$ : Flag is affected
- -: Flag is not affected
- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- <sup>(2)</sup>: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): <sup>(1)</sup> and <sup>(2)</sup>
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



### Instruction Definition

ADC A,[m]	Add data memory and carry to the accumulator							
Description	The contents of the specified data memory, accumulator and the carry flag are added si- multaneously, leaving the result in the accumulator.							
Operation	$ACC \leftarrow ACC+[m]+C$							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
ADCM A,[m]	Add the accumulator and carry to data memory							
Description	The contents of the specified data memory, accumulator and the carry flag are ado multaneously, leaving the result in the specified data memory.	ded						
Operation	[m] ← ACC+[m]+C							
Affected flag(s)								
	TC2 TC1 TO PD OV Z AC C							
	Add data memory to the accumulator							
ADD A,[m] Description	-	acult						
Description	The contents of the specified data memory and the accumulator are added. The resul stored in the accumulator.							
Operation								
	ACC $\leftarrow$ ACC+[m]							
Operation Affected flag(s)								
	$ACC \leftarrow ACC+[m]$ $TC2  TC1  TO  PD  OV  Z  AC  C$							
	ACC $\leftarrow$ ACC+[m] TC2 TC1 TO PD OV Z AC C							
	$ACC \leftarrow ACC+[m]$ $TC2  TC1  TO  PD  OV  Z  AC  C$							
Affected flag(s)	ACC $\leftarrow$ ACC+[m] TC2 TC1 TO PD OV Z AC C - $ $ $$ $$ $$	t in t						
Affected flag(s)	$\label{eq:ACC+[m]} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t in t						
Affected flag(s) ADD A,x Description	$ACC \leftarrow ACC+[m]$ $\boxed{\begin{array}{c cccccccccccccccccccccccccccccccccc$	t in t						
Affected flag(s) ADD A,x Description Operation	$ACC \leftarrow ACC+[m]$ $\boxed{\begin{array}{c cccccccccccccccccccccccccccccccccc$	t in t						
Affected flag(s) ADD A,x Description Operation	$ACC \leftarrow ACC+[m]$ $\boxed{\begin{array}{c cccccccccccccccccccccccccccccccccc$	t in t						
Affected flag(s) ADD A,x Description Operation	ACC $\leftarrow$ ACC+[m]         TC2       TC1       TO       PD       OV       Z       AC       C         -       -       - $$ $$ $$ $$ $$ Add immediate data to the accumulator         The contents of the accumulator and the specified data are added, leaving the result accumulator.         ACC $\leftarrow$ ACC+x         TC2       TC1       TO       PD       OV       Z       AC       C         -       - $$ $$ $$ $$ $$	t in t						
Affected flag(s) ADD A,x Description Operation	$ACC \leftarrow ACC+[m]$ $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}{$	t in t						
Affected flag(s) <b>ADD A,x</b> Description Operation Affected flag(s)	ACC $\leftarrow$ ACC+[m]         TC2       TC1       TO       PD       OV       Z       AC       C         -       -       - $$ $$ $$ $$ $$ Add immediate data to the accumulator         The contents of the accumulator and the specified data are added, leaving the result accumulator.         ACC $\leftarrow$ ACC+x         TC2       TC1       TO       PD       OV       Z       AC       C         -       - $$ $$ $$ $$ $$							
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m]	$ACC \leftarrow ACC+[m]$ $\boxed{TC2  TC1  TO  PD  OV  Z  AC  C}{ - - - - - - - - - - - - - - - - - - -$							
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description	$ACC \leftarrow ACC+[m]$ $TC2  TC1  TO  PD  OV  Z  AC  C \\ \hline \hline$							
Affected flag(s) ADD A,x Description Operation Affected flag(s) ADDM A,[m] Description Operation Operation	$ACC \leftarrow ACC+[m]$ $TC2  TC1  TO  PD  OV  Z  AC  C \\ \hline \hline$							



AND A,[m] Description	Logical AND accumulator with data memory
Description	Data in the accumulator and the specified data memory perform a bitwise logical_AND op- eration. The result is stored in the accumulator.
Operation	ACC ← ACC ″AND″ [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bitwise logical AND operation.
Description	The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perform a bitwise logical_AND op- eration. The result is stored in the data memory.
Operation	[m] ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes
	this onto the stack. The indicated address is then loaded. Program execution continues
	with the instruction at this address.
Operation	Stack $\leftarrow$ PC+1
	$PC \leftarrow addr$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
	[11] ← 001
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



DescriptionThe bit i of the specified data memory is cleared to 0.Operation[m].i $\leftarrow 0$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ $\overline{TO}$ $\overline{PD}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ $         -$ <b>CLR WDT</b> Clear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (Pt cleared.OperationWDT $\leftarrow$ 00HPD and TO $\leftarrow 0$ Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ $\overline{TO}$ $\overline{PD}$ $\overline{OV}$ $\overline{Z}$ $\overline{AC}$ $\overline{C}$ <b>CLR WDT1</b> Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are also this instruction without the other preclear instruction just sets the plies this instruction has been executed and the TO and PD fitOperationWDT $\leftarrow 00H^*$ OperationWDT $\leftarrow 00H^*$
Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $          -$ CLR WDTClear Watchdog TimerCleared (clears the WDT). The power down bit (P cleared.DescriptionWDT $\leftarrow$ 00H PD and TO $\leftarrow$ 0Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PD for Operation $WDT \leftarrow 00H^*$
TC2TC1TOPDOVZACC $          -$ CLR WDTClear Watchdog TimerCleared (clears the WDT). The power down bit (F cleared.OperationWDT $\leftarrow$ 00H PD and TO $\leftarrow$ 0PDOVZACC CAffected flag(s)TC2TC1TOPDOVZACC CCLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDOperationOperationWDT $\leftarrow$ 00H*VDT $\leftarrow$ 00H*VDTVVV<
CLR WDTClear Watchdog TimerDescriptionThe WDT is cleared (clears the WDT). The power down bit (Finder cleared.OperationWDT $\leftarrow$ 00H PD and TO $\leftarrow$ 0Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $- 0 0 0CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are alsthis instruction without the other preclear instruction just setsplies this instruction has been executed and the TO and PDOperationOperationWDT \leftarrow 00H*$
DescriptionThe WDT is cleared (clears the WDT). The power down bit (F cleared.OperationWDT $\leftarrow$ 00H PD and TO $\leftarrow$ 0Affected flag(s) $\overline{TC2}$ $\overline{TC2}$ $\overline{TC1}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC1}$ $\overline{TC2}$ </td
DescriptionThe WDT is cleared (clears the WDT). The power down bit (F cleared.OperationWDT $\leftarrow$ 00H PD and TO $\leftarrow$ 0Affected flag(s) $\overline{TC2}$ $\overline{TC2}$ $\overline{TC1}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC2}$ $\overline{TC1}$ $\overline{TC2}$ </td
cleared.Operation $WDT \leftarrow 00H$ PD and $TO \leftarrow 0$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $-  -  0  0  -  -  -  -$ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow 00H^*$
Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $  0$ $0$ $    -$ CLR WDT1Preclear Watchdog TimerPreclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow$ 00H*
TC2TC1TOPDOVZACC $  0$ $0$ $   -$ CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow$ 00H*
CLR WDT1Preclear Watchdog TimerDescriptionTogether with CLR WDT2, clears the WDT. PD and TO are als this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PDOperationWDT $\leftarrow$ 00H*
CLR WDT1       Preclear Watchdog Timer         Description       Together with CLR WDT2, clears the WDT. PD and TO are also this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PD         Operation       WDT ← 00H*
Description       Together with CLR WDT2, clears the WDT. PD and TO are all this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PD         Operation       WDT ← 00H*
Description       Together with CLR WDT2, clears the WDT. PD and TO are also this instruction without the other preclear instruction just sets plies this instruction has been executed and the TO and PD         Operation       WDT ← 00H*
PD and TO $\leftarrow 0^*$
Affected flag(s)
TC2 TC1 TO PD OV Z AC C
0* 0*
CLR WDT2 Preclear Watchdog Timer
Description Together with CLR WDT1, clears the WDT. PD and TO are als this instruction without the other preclear instruction, sets the this instruction has been executed and the TO and PD flags
Operation $WDT \leftarrow 00H^*$ PD and TO $\leftarrow 0^*$
Affected flag(s)
TC2 TC1 TO PD OV Z AC C
0* 0*
CPL [m] Complement data memory
Description Each bit of the specified data memory is logically compleme
which previously contained a 1 are changed to 0 and vice-ve
which previously contained a 1 are changed to 0 and vice-ve
which previously contained a 1 are changed to 0 and vice-vector $[m] \leftarrow [\overline{m}]$



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0)+6, AC1= $\overline{AC}$ else [m].3~[m].0 $\leftarrow$ (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 $\leftarrow$ ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]−1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]–1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the s the RAM and registers are retained. The WDT and prescaler bit (PD) is set and the WDT time-out bit (TO) is cleared.
Operation	$PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
	0 1
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
INCA [m]	Increment data memory and place result in the accumulator
Description	Data in the specified data memory is incremented by 1, leavi
	tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
JMP addr	Directly jump
Description	The program counter are replaced with the directly-specified control is passed to this destination.
Operation	PC ←addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
MOV A,[m]	Move data memory to the accumulator
<b>MOV A,[m]</b> Description	Move data memory to the accumulator The contents of the specified data memory are copied to the
	5
Description	The contents of the specified data memory are copied to the
Description Operation	The contents of the specified data memory are copied to the
Description Operation	The contents of the specified data memory are copied to the ACC $\leftarrow$ [m]



Description       The 8-bit data specified by the code is loaded into the accum         Operation       ACC $\leftarrow x$ Affected flag(s) $TC2$ $TC1$ TO       PD       OV       Z       AC       C         MOV [m],A       Move the accumulator to data memory       Description       The contents of the accumulator are copied to the specified dimemories).         Operation $[m] \leftarrow ACC$ Affected flag(s) $TC2$ $TC1$ $TO$ PD $OV$ $Z$ $AC$ C         NOP       No operation       No operation is performed. Execution continues with the next Operation       NC C $AC$ C         NoP       No operation is performed. Execution continues with the next Operation       PC $\leftarrow$ PC+1       Affected flag(s)         TC2       TC1       TO       PD       OV       Z       AC       C         OR A,[m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the form a bitwise logical_OR operation.       The result is stored in the accumulator         OR A,[m]       Logical OR immediate data to the accumulator       Description       Data in the accumulator and the specified data perform a b The result is stored in the accumulator. <t< th=""><th>MOV A,x</th><th>Move in</th><th>nmediat</th><th>e data t</th><th>to the a</th><th>ccumula</th><th>itor</th><th></th><th></th></t<>	MOV A,x	Move in	nmediat	e data t	to the a	ccumula	itor		
Affected flag(s) $\hline \hline C2 & TC1 & TO & PD & OV & Z & AC & C \\ \hline \hline$		The 8-b	it data s	specified	d by the	code is	loaded	d into the	e accur
TC2       TC1       TO       PD       OV       Z       AC       C         Image: transmission of the second state in the second state.         OR A, x       Logical OR immediate data to the second state in the second state.         Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         OR A, x       Logical OR immediate data to the second state.       Co       Immediate data to the second state.       Co         ORM A, [m]       Logical OR data memory	Operation	ACC $\leftarrow$	x						
Image: transmission of the secumulator is data memory         MOV [m],A       Move the accumulator to data memory         Description       The contents of the accumulator are copied to the specified of memories).         Operation       [m] $\leftarrow$ ACC         Affected flag(s) $TC2$ TC1       TO       PD       OV       Z       AC       C         NOP       No operation       No operation is performed. Execution continues with the next Operation       PC $\leftarrow$ PC+1       Affected flag(s)         TC2       TC1       TO       PD       OV       Z       AC       C         OR A,[m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operation acce $\leftarrow$ ACC $^{-}$ $         -$	Affected flag(s)								
DescriptionThe contents of the accumulator are copied to the specified of memories).Operation $[m] \leftarrow ACC$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C  C  -  -  -  -  -  -  -  $		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionThe contents of the accumulator are copied to the specified of memories).Operation $[m] \leftarrow ACC$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C  C  -  -  -  -  -  -  -  $		_			_	—	—		—
Memories).	MOV [m],A	Move th	ie accur	nulator	to data	memory	/		
Operation $[m] \leftarrow ACC$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C  C  C  C  C  C  C  C  $	Description			the acc	cumulat	or are co	opied to	o the spe	ecified o
Affected flag(s)	Operation	[m] ←A	CC						
NOP       No operation         Description       No operation is performed. Execution continues with the new Operation         PC $\leftarrow$ PC+1         Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         OR A,[m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the operation. The result is stored in the operation. The result is stored in the accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the operation. The result is stored in the accumulator.         OR A,x       Logical OR immediate data to the accumulator.         Description       Data in the accumulator and the specified data perform a bord the result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         OPeration       ACC $\leftarrow$ ACC "OR" x       Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         Operation       ACC $\leftarrow$ ACC "OR" x       Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         ORM A,[m]       Logical	Affected flag(s)								
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $ $		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $ $		_	_				_		
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2  TC1  TO  PD  OV  Z  AC  C$ $ $	NOP	No oper	ration						
Operation $PC \leftarrow PC+1$ Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $        -$ OR A, [m]       Logical OR accumulator with data memory       Description       Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operation. The result is stored in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the accumulator         Operation       ACC $\leftarrow$ ACC "OR" [m]         Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ OR A,x       Logical OR immediate data to the accumulator       Description       Data in the accumulator and the specified data perform a b $The result is stored in the accumulator.         Operation       ACC \leftarrow ACC "OR" x       ACC \leftarrow ACC "OR" x       Affected flag(s)       TC2 TC1 TO PD OV Z AC C Operation ACC \leftarrow ACC "OR" (m]       AC C C        -<$	Description			perforn	ned. Ex	ecution	continu	ies with	the nex
TC2TC1TOPDOVZACC $         -$ OR A,[m]Logical OR accumulator with data memoryData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to OperationACC $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$PC \leftarrow F$	PC+1						
OR A,[m]       Logical OR accumulator with data memory         Description       Data in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in to operation         ACC $\leftarrow$ ACC "OR" [m]         Affected flag(s)         TC2       TC1       TO       PD       OV       Z       AC       C         OR A,x       Logical OR immediate data to the accumulator         Description       Data in the accumulator and the specified data perform a b         The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "OR" x         Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         Operation       ACC $\leftarrow$ ACC "OR" x       Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         Operation       ACC $\leftarrow$ ACC "OR" x       Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C         Operation       ACC $\leftarrow$ ACC "OR" [m]       Logical OR data memory with the accumulator       Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] $\leftarrow$ ACC "OR" [m]       Affected flag(s)<	Affected flag(s)								
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{OR}$ $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{ACC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{ACC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{OR}$ $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{ACC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C1}$ $\overrightarrow{D}$ $\overrightarrow{D}$ $\overrightarrow{D}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{AC}$ $\overrightarrow{C}$ $C$		_				—	_		
DescriptionData in the accumulator and the specified data memory (on form a bitwise logical_OR operation. The result is stored in the ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{OR}$ $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOPeration[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{ACC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{ACC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{Operation}$ [m] $\leftarrow$ ACC "OR" [m] $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{C}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$	OR A.[m]	l ogical	OR acc	umulato	or with a	lata me	morv		
form a bitwise logical_OR operation. The result is stored in to ACC $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{Z}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ $\overrightarrow{OR}$ $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{OV}$ $\overrightarrow{AC}$ $\overrightarrow{C}$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ $\overrightarrow{TO}$ $\overrightarrow{PD}$ $\overrightarrow{V}$ $\overrightarrow{AC}$ $\overrightarrow{C}$		•						ta mem	ory (on
Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $       -$ OR A,x       Logical OR immediate data to the accumulator       Description       Data in the accumulator and the specified data perform a b         Description       Data in the accumulator and the specified data perform a b       The result is stored in the accumulator.         Operation       ACC $\leftarrow$ ACC "OR" x       Affected flag(s)         TC2       TC1       TO       PD       OV       Z       AC       C         ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] $\leftarrow$ ACC "OR" [m]         Affected flag(s)       TC2       TC1       TO       PD       OV       Z       AC       C	·								
TC2TC1TOPDOVZACC $        -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$ACC \leftarrow$	ACC "(	) DR″ [m]					
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C	Affected flag(s)								
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C		TC2	TC1	то	PD	OV	Z	AC	С
DescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C		—	_	—	_	—	$\checkmark$	—	—
The result is stored in the accumulator.OperationACC $\leftarrow$ ACC "OR" xAffected flag(s) $\overline{\text{TC2}  \text{TC1}  \text{TO}  \text{PD}  \text{OV}  \textbf{Z}  AC  C}{$	OR A,x	Logical	OR imn	nediate	data to	the acc	umulate	or	
Operation $ACC \leftarrow ACC "OR" x$ Affected flag(s) $TC2$ $TC1$ $TO$ $PD$ $OV$ $Z$ $AC$ $C$ $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC "OR" [m]$ Affected flag(s)TC2TC1TOPD $OV$ Z $AC$ C	Description							ata perfo	orm a b
Affected flag(s) $TC2$ $TC1$ $TO$ PD $OV$ Z $AC$ C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow ACC$ "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC					the accu	umulato	r.		
TC2TC1TOPDOVZACC $       -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] $\leftarrow$ ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC		ACC ←	ACC "(	OR" x					
ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C	Affected flag(s)								
ORM A,[m]       Logical OR data memory with the accumulator         Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C		TC2	TC1	то	PD	OV		AC	С
Description       Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data         Operation       [m] ←ACC "OR" [m]         Affected flag(s)       TC2 TC1 TO PD OV Z AC C		—				—	V		
bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	ORM A,[m]	Logical	OR dat	a memo	ory with	the acc	umulato	or	
Affected flag(s)	Description				• •				,
TC2 TC1 TO PD OV Z AC C	Operation	[m] ←A	CC "OF	R″ [m]					
	Affected flag(s)								
		TC2	TC1	то	PD	OV	Z	AC	С



RET	Return	from sul	broutine	9				
Description	The pro	ogram co	ounter is	s restore	ed from	the sta	ick. This	is a 2
Operation	PC ← S	Stack						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
			—		—	—	_	_
RET A,x	Return	and plac	ce imme	ediate d	ata in th	ne accu	imulator	
Description	•	ogram co pit imme			d from t	he stac	k and th	e accu
Operation	PC ← \$ ACC ←							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
				_	_			_
RETI	Return	from inte	errupt					
Description		ogram co . EMI is						
Operation	PC ← S EMI ←							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
			—	_	—		_	
RL [m]	Rotate	data me	emory le	eft				
Description	The co	ntents of	the spe	cified d	ata men	nory are	e rotated	l 1 bit le
Operation	[m].(i+1 [m].0 ←	l) ← [m] - [m].7	.i; [m].i:l	bit i of th	ne data	memor	ƴ (i=0~€	6)
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	—	_	—	—	_	
RLA [m]	Rotate	data me	emory le	eft and p	lace res	sult in tl	he accu	mulato
Description		the spec result in			•			
Operation	`	+1) ← [n ← [m].7		i:bit i of	the dat	a memo	ory (i=0-	~6)
Affected flag(s)								
						-		-
	TC2	TC1	то	PD	OV	Z	AC	С



RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-
	places the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	[m].(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) [m].0 $\leftarrow$ C
	$C \leftarrow [m].7$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the
	carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored
Operation	in the accumulator but the contents of the data memory remain unchanged. ACC ( $i+1$ ) ( $m^{2}$ ; $m^{2}$ ; $i+1$ ) of the data memory ( $i-0-6$ )
Operation	ACC.(i+1) $\leftarrow$ [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 $\leftarrow$ C
	C ← [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
	[m].7 ← [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation	ACC.(i) $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 $\leftarrow$ [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RRC [m]	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated 1 bit
2000.19.1011	right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	[m].i $\leftarrow$ [m].(i+1); [m].i:bit i of the data memory (i=0~6)
	[m].7 ← C C ← [m].0
Affected flag(s)	o v popo
	TC2 TC1 TO PD OV Z AC C



RRCA [m]		right thr	-					
Description	the car	the spe ry bit an in the ac	d the ori	ginal ca	rry flag	is rotate	ed into th	ne bit 7
Operation	ACC.i •	← [m].(i·	+1); [m]	.i:bit i of	the dat	a memo	ory (i=0-	-6)
	ACC.7							
	C ← [n	ıJ.U						
Affected flag(s)	ТСЭ	TC1	то			7	40	<u> </u>
	TC2	TC1	то	PD	OV	Z	AC	C
			_	_	_		_	V
SBC A,[m]	Subtra	ct data r	nemory	and car	rry from	the acc	cumulate	or
Description	The co	ntents o	f the sp	ecified o	lata me	mory ar	nd the co	omplen
	tracted	from th	e accun	nulator,	leaving	the resi	ult in the	e accun
Operation	ACC ←	- ACC+[	m]+C					
Affected flag(s)	[							
	TC2	TC1	то	PD	OV	Z	AC	С
			—	_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SBCM A,[m]	Subtra	ct data r	nemorv	and ca	rry from	the acc	rumulate	٦r
Description		ntents o from th	•			•		•
Operation		ACC+[m	_	,	5			
Affected flag(s)	[] · ·							
	TC2	TC1	то	PD	OV	Z	AC	С
		_		_		1	$\checkmark$	
SDZ [m]	Skip if	decreme	ent data	memor	y is 0			
Description		ntents o	•			•		
		tion is sł tion exe	•••				-	
		cycles).						
Operation	Skip if	([m]–1)=	0, [m] ∢	– ([m]–	1)			
Affected flag(s)		Ĵ	-					
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	_			_
SDZA [m]	Decren	nent dat	a memo	ory and	place re	sult in <i>l</i>	ACC, sk	ip if 0
Description		ntents o	•			•		
		tion is sk						
		iged. If t on, is di				-		
		Otherwis			•	•	•	-
Operation	Skip if	([m]–1)=	0, ACC	← ([m]	–1)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_				
			I		1			



SET [m]	Set data memory						
Description	Each bit of the specified data memory is set to 1.						
Operation	[m] ← FFH						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
SET [m]. i	Set bit of data memory						
Description	Bit i of the specified data memory is set to 1.						
Operation	[m].i ← 1						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
SIZ [m]	Skip if increment data memory is 0						
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-						
	lowing instruction, fetched during the current instruction execution, is discarded and a						
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if $([m]+1)=0, [m] \leftarrow ([m]+1)$						
Affected flag(s)							
0()	TC2 TC1 TO PD OV Z AC C						
SIZA [m]	Increment data memory and place result in ACC, skip if 0						
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next						
	instruction is skipped and the result is stored in the accumulator. The data memory re- mains unchanged. If the result is 0, the following instruction, fetched during the current in-						
	struction execution, is discarded and a dummy cycle is replaced to get the proper						
0 "	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).						
Operation	Skip if ([m]+1)=0, ACC ← ([m]+1)						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						
SNZ [m].i	Skip if bit i of the data memory is not 0						
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data						
	memory is not 0, the following instruction, fetched during the current instruction execution,						
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other- wise proceed with the next instruction (1 cycle).						
Operation	Skip if [m].i≠0						
Affected flag(s)							
	TC2 TC1 TO PD OV Z AC C						



SUB A,[m]	Subtrac	t data n	nemory	from th	e accun	nulator		
Description	•	ecified d n the acc		•	subtract	ed from	the con	tents c
Operation	ACC ←	ACC+[						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
				_	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
JBM A,[m]	Subtrac	t data n	nemory	from th	e accun	nulator		
escription	•	ecified d n the dat		•	subtract	ed from	the con	tents c
peration	[m] <i>← I</i>	ACC+[m	]+1					
ected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_			_	$\checkmark$			$\checkmark$
IB A,x		ct immed						
scription		nediate /ing the	•		•		ubtracte	d from
peration		ACC+x		i the ac	cumula	.01.		
fected flag(s)	ACC ←	ACC+X	. – 1					
lected llag(s)	TC2	TC1	то	PD	OV	Z	AC	С
	102	101			-		-	-
						/		/
		—	—		V	V		V
/AP [m]	 Swap n	 ibbles v	vithin th	e data r			V	N
	The lov		and hig	n-order	nemory		√	
escription	The low ries) are	/-order a	and higl nanged.	n-order	nemory			
escription	The low ries) are	v-order a e interch	and higl nanged.	n-order	nemory			
escription	The low ries) are	v-order a e interch	and higl nanged.	n-order	nemory			
scription eration	The low ries) an [m].3~[i	v-order a e interch m].0 ↔	and higl nanged. [m].7~[r	n-order m].4	nemory	of the s	specified	l data r
escription peration ffected flag(s)	The low ries) are [m].3~[r TC2	v-order a e interch m].0 ↔ TC1	and high nanged. [m].7~[r TO	m].4 PD	nemory nibbles OV	of the s	AC	l data r C
scription eration ected flag(s)	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1 	and high nanged. [m].7~[r TO  nory an	n-order m].4 PD d place	nemory nibbles OV 	of the s	AC	l data r C —
vapa [m]	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1 	and high hanged. [m].7~[r TO 	n-order m].4 PD d place	OV	Z	AC	l data r C  tor data m
escription fected flag(s) VAPA [m] escription	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1 	and high nanged. [m].7~[r TO  mory an and high the ac	m].4 PD d place	OV	Z	AC	l data r C  tor data m
escription fected flag(s) VAPA [m] escription	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1  ata mer r-order a result to	and high nanged. [m].7~[r TO mory an and high the ac $\leftarrow$ [m].7	m].4 PD d place h-order r cumulat 7~[m].4	OV	Z	AC	l data r C  tor data m
escription peration fected flag(s) WAPA [m] escription peration	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1  ata mer r-order a result to -ACC.0	and high nanged. [m].7~[r TO mory an and high the ac $\leftarrow$ [m].7	m].4 PD d place h-order r cumulat 7~[m].4	OV	Z	AC	l data r C  tor data m
SWAP [m] Description Operation Affected flag(s) SWAPA [m] Description Operation Affected flag(s)	The low ries) and [m].3~[i TC2 	r-order a e interch m].0 ↔ TC1  ata mer r-order a result to -ACC.0	and high nanged. [m].7~[r TO mory an and high the ac $\leftarrow$ [m].7	m].4 PD d place h-order r cumulat 7~[m].4	OV	Z	AC	l data r C  tor data m



SZ [m]	Skip if d	lata ma	mory is	0				
Description	If the co the curr proper i	ntents o ent inst	of the sp ruction	ecified execution	on, is di	scarde	d and a	dumm
Operation	Skip if [	m]=0						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_		_		_	—	_
SZA [m]	Move d	ata mer	nory to	ACC, sl	kip if 0			
Description	The con 0, the fo and a du with the	ollowing ummy c	instruc ycle is r	tion, fet eplaced	ched du d to get t	ring the	e curren	t instru
Operation	Skip if [	m]=0						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	—	_	—	_		
SZ [m].i	Skip if b		o doto i		ia O			
Description	If bit i of instructi tion (2 c	on exec	cution, is	s discare	ded and	a dumr	ny cycle	is repla
Operation	Skip if [	m].i=0						
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	—		—		—		—	
TABRDC [m]	Move th	ie ROM	code (d	current	page) to	TBLH	and dat	a mem
Description	The low to the s	•		•		- /		•
Operation	[m] ← F TBLH ←		•	• •	e)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_	_	_		_	_	
TABRDL [m]	Move th	ie ROM	code (l	ast pag	e) to TB	LH and	l data m	emory
Description	The low the data	•		•				
Operation	[m] ← F TBLH ←		•	• •	e)			
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	_		_	
	L]		1	1			1	




XOR A,[m]	Logical	XOR a	cumula	itor with	ı data m	emory		
Description	Data in sive_OF	the acc	cumulate	or and t	he indic	ated da		
Operation	ACC $\leftarrow$	ACC "	XOR" [n	n]				
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
		_				$\checkmark$		
XORM A,[m]	Logical	XOR da	ata men	nory wit	h the ac	cumula	itor	
Description	Data in sive_OF							•
Operation	[m] ← A	CC "X	OR″ [m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—	_	—	—	$\checkmark$		
XOR A,x	Logical	XOR in	nmediat	e data t	o the ac	cumula	ator	
Description	Data in f eration.				•		•	
Operation	$ACC \leftarrow$	ACC "	XOR" x					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	_	_	_	_	$\checkmark$	_	_



### Package Information

24-pin SKDIP (300mil) Outline Dimensions



G


E




Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	1235	—	1265					
В	255	_	265					
С	125	_	135					
D	125	_	145					
E	16	_	20					
F	50		70					
G		100	_					
Н	295	—	315					
1	345		360					
α	0°	_	15°					



#### 28-pin SKDIP (300mil) Outline Dimensions








Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	1375	_	1395					
В	278	_	298					
С	125	_	135					
D	125		145					
E	16	_	20					
F	50	_	70					
G		100	—					
Н	295		315					
I	330	_	375					
α	0°		15°					



### 24-pin SOP (300mil) Outline Dimensions







Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	394	—	419					
В	290	_	300					
С	14		20					
C'	590	_	614					
D	92	_	104					
E	—	50	—					
F	4	_	—					
G	32		38					
Н	4		12					
α	0°		10°					



### 28-pin SOP (300mil) Outline Dimensions






Symbol	Dimensions in mil							
Symbol	Min.	Nom.	Max.					
A	394	_	419					
В	290	_	300					
С	14	_	20					
C'	697		713					
D	92	_	104					
E	_	50	_					
F	4							
G	32		38					
н	4		12					
α	0°		10°					



### **Product Tape and Reel Specifications**

### **Reel Dimensions**



#### SOP 24W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2

#### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
с	Spindle Hole Diameter	13.0+0.5 0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 0.2
T2	Reel Thickness	30.2±0.2



#### **Carrier Tape Dimensions**



#### SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
B0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3

#### SOP 28W (300mil)

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.85±0.1
B0	Cavity Width	18.34±0.1
K0	Cavity Depth	2.97±0.1
t	Carrier Tape Thickness	0.35±0.01
С	Cover Tape Width	21.3



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd. Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.