

捷多邦,专业PCB打样工厂,24小时加急出货

HT49R70A-1/HT49C70-1/HT49C70L 8-Bit LCD Type MCU

Features

• Operating voltage:

- 8 input lines
- 16 bidirectional I/O lines
- Two external interrupt input
- One 8-bit and one 16-bit programmable timer/event counter with PFD (programmable frequency divider) function
- LCD driver with 41×2, 41×3 or 40×4 segments
- 8K×16 program memory
- 224×8 data memory RAM
- Real Time Clock (RTC)
- 8-bit prescaler for RTC
- Watchdog Timer

- Buzzer output
- On-chip crystal, RC and 32768Hz crystal oscillator
- HALT function and wake-up feature reduce power consumption
- 16-level subroutine nesting
- Bit manipulation instruction
- 16-bit table read instruction
- Up to 0.5μs instruction cycle with 8MHz system clock for HT49R70A-1/HT49C70-1
- Up to 8μs instruction cycle with 500kHz system clock for HT49C70L
- 63 powerful instructions
- All instructions in 1 or 2 machine cycles
- Low voltage reset/detector functions for HT49R70A-1/HT49C70-1
- 100-pin QFP package

General Description




The HT49R70A-1/HT49C70-1/HT49C70L are 8-bit, high performance, RISC architecture microcontroller devices specifically designed for a wide range of LCD applications. The mask version HT49C70-1 and HT49C70L are fully pin and functionally compatible with the OTP version HT49R70A-1 device. The HT49C70L is a low voltage version, with the ability to operate at a minimum power supply of 1.2V, making it suitable for single cell battery applications. The advantages of low power consumption, I/O flexibility, programmable frequency divider, timer functions, oscillator options, HALT and wake-up functions and buzzer driver in addition to a flexible and configurable LCD interface, enhance the versatility of these devices to control a wide range of LCD-based application possibilities such as measuring scales, electronic multimeters, gas meters, timers, calculators, remote controllers and many other LCD-based industrial and home appliance applications.






Block Diagram






Pin Assignment





Pad Assignment


HT49R70A-1



* The IC substrate should be connected to VSS in the PCB layout artwork.




HT49C70-1



* The IC substrate should be connected to VSS in the PCB layout artwork.



HT49C70L



* The IC substrate should be connected to VSS in the PCB layout artwork.



Pad Description

Pad Name	I/O	Options	Description
PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up Pull-high or None CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with Schmitt trig- ger input capability. Each bit on port can be configured as wake-up input by options. PA0~PA3 can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. PA4~PA7 are always pull-high NMOS input/output. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by options. PA3 can be set as an I/O pin or as a PFD output also by options.
PB0/INT0 PB1/INT1 PB2/TMR0 PB3/TMR1 PB4~PB7	I	_	PB0~PB7 constitute an 8-bit Schmitt trigger input port. Each bit on port are with pull-high resistor. Of the eight bits, PB0 and PB1 can be set as input pins or as external interrupt control pins ($\overline{INT0}$) and ($\overline{INT1}$) respectively, by software application. PB2 and PB3 can be set as an input pin or as a timer/event counter input pin TMR0 and TMR1 also by software application.
PC0~PC7	I/O	Pull-high or None CMOS or NMOS	PC0~PC7 constitute an 8-bit bidirectional input/output port with Schmitt trig- ger input capability. On the port, such can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options.
V2	I	_	Voltage pump for HT49R70A-1/HT49C70-1. LCD power supply for HT49C70L.
VLCD	I		LCD power supply for HT49R70A-1/HT49C70-1. Voltage pump for HT49C70L.
V1, C1, C2	I	_	Voltage pump
COM0~COM2 COM3/SEG40	0	1/2, 1/3 or 1/4 Duty	SEG40 can be set as a segment or as a common output driver for LCD panel by options. COM0~COM2 are outputs for LCD panel plate.
SEG0~SEG39	0	_	LCD driver outputs for LCD panel segments
OSC1 OSC2	0 I	Crystal or RC	OSC1 and OSC2 are connected to an RC network or a crystal (by options) for the internal system clock. In the case of RC operation, OSC2 is the output ter- minal for 1/4 system clock. The system clock may come from the RTC oscillator. If the system clock co- mes from RTCOSC, these two pins can be floating.
OSC3 OSC4	0 	RTC or System Clock	Real time clock oscillators. OSC3 and OSC4 are connected to a 32768Hz crystal oscillator for timing purposes or to a system clock source (depending on the options). No built-in capacitor
VDD			Positive power supply
VSS	—		Negative power supply, ground
RES	I	_	Schmitt trigger reset input, active low

Absolute Maximum Ratings

Supply Voltage	V_{SS} –0.3V to V_{SS} +6.0V*	Supply Voltage
Storage Temperature	–50°C to 125°C	Input Voltage
Operating Temperature	–40°C to 85°C	

Supply Voltage	V_{SS} -0.3V to V_{SS} +2.5V**
Input Voltage	V_{SS} –0.3V to V_{DD} +0.3V

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

"*" For HT49R70A-1/HT49C70-1 "**" For HT49C70L



D.C. Characteristics

			Test Conditions		-		
Symbol	Parameter	V_{DD}	Min.	Тур.	Max.	Unit	
			For HT49C70L	1.2	_	2.2	V
V _{DD}	Operating Voltage	_	LVR disable, f _{SYS} =4MHz (for HT49R70A-1/HT49C70-1)	2.2	_	5.5	V
			f _{SYS} =8MHz (for HT49R70A-1/HT49C70-1)	3.3	_	5.5	V
		1.5V	No load, f _{SYS} =455kHz		60	100	μA
I _{DD1}	Operating Current (Crystal OSC)	3V		_	1	2	mA
		5V	No load, f _{SYS} =4MHz		3	5	mA
		1.5V	No load, f _{SYS} =400kHz	_	50	100	μA
I _{DD2}	Operating Current (RC OSC)	3V		_	1	2	mA
		5V	No load, f _{SYS} =4MHz		3	5	mA
I _{DD3}	Operating Current (RC OSC, Crystal)	5V	No load, f _{SYS} =8MHz		3	5	mA
		1.5V		_	2.5	5	μA
	Operating Current (f _{SYS} =32768Hz)	3V	No load		0.3	0.6	mA
	(1575 02100112)	5V			0.6	1	mA
		1.5V			0.1	0.5	μA
I _{STB1}	Standby Current (*f _S =T1)	3V	No load, system HALT, LCD Off at HALT		_	1	μA
	(19-11)	5V			_	2	μA
		1.5V		_	1	2	μA
I _{STB2}	Standby Current (*f _S =32.768kHz OSC)	3V	No load, system HALT, LCD On at HALT, C type		2.5	5	μA
		5V			10	20	μA
		1.5V			0.5	1	μA
I _{STB3}	Standby Current (*f _S =WDT RC OSC)	3V	No load, system HALT		2	5	μA
		5V	LCD On at HALT, C type		6	10	μA
	Standby Current	3V	No load, system HALT,		17	30	μA
I _{STB4}	(*f _S =32.768kHz OSC)	5V	LCD On at HALT, R type, 1/2 bias		34	60	μA
	Standby Current	3V	No load, system HALT,		13	25	μΑ
I _{STB5}	(*f _S =32.768kHz OSC)	5V	LCD On at HALT, R type, 1/3 bias		28	50	μΑ
	Standby Current	3V	No load, system HALT,		14	25	μΑ
I _{STB6}	(*f _S =WDT RC OSC)	5V	LCD On at HALT, R type, 1/2 bias		26	50	μΑ
	Standby Current	3V	No load, system HALT,		10	20	μΑ
I _{STB7}	(*f _S =WDT RC OSC)	5V	LCD On at HALT, R type, 1/3 bias		19	40	μΑ
V _{IL1}	Input Low Voltage for I/O Ports, TMR and INT			0		0.3V _{DD}	V



o	Description		Test Conditions	Min	_			
Symbol	Parameter	V_{DD}	Conditions	Min.	Тур.	Max.	Unit	
		1.5V		0.8V _{DD}		V _{DD}	V	
V _{IH1}	Input High Voltage for I/O Ports, TMR and INT	3V		0.7V _{DD}		V _{DD}	V	
		5V		0.7V _{DD}		V _{DD}	V	
V _{IL2}	Input Low Voltage (RES)	_		0		$0.4V_{DD}$	V	
V _{IH2}	Input High Voltage (RES)			0.9V _{DD}		V _{DD}	V	
		1.5V		0.4	0.8	_	mA	
I _{OL1}	I/O Port Sink Current	3V	V _{OL} =0.1V _{DD}	6	12	_	mA	
		5V		10	25	_	mA	
	I/O Port Source Current	1.5V		-0.3	-0.6	_	mA	
I _{OH1}		3V	V _{OH} =0.9V _{DD}	-2	-4	_	mA	
		5V		-5	-8	_	mA	
1	LCD Common and Segment	3V	V _{OI} =0.1V _{DD}	210	420	_	μA	
I _{OL2}	Current	5V	VOL-0.1VDD	350	700	_	μA	
	LCD Common and Segment	3V		-80	-160	_	μA	
I _{OH2}	Current	5V	V _{OH} =0.9V _{DD}	-180	-360	_	μA	
		1.5V		75	150	300	kΩ	
R DI I	Pull-high Resistance of I/O Ports and INT0, INT1	3V		40	60	80	kΩ	
		5V		10	30	50	kΩ	
V _{LVR}	Low Voltage Reset Voltage			2.7	3.2	3.6	V	
V _{LVD}	Low Voltage Detector Voltage			3.0	3.3	3.6	V	

Note: t_{SYS}=1/f_{SYS}

 $''^*\!f_S''$ please refer to the WDT clock option



A.C. Characteristics

			Test Conditions				
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
		_	1.2V~2.2V	400		500	kHz
f _{SYS1}	System Clock (Crystal OSC)		2.2V~5.5V	400		4000	kHz
			3.3V~5.5V	400		8000	kHz
			1.2V~2.2V	400		500	kHz
f _{SYS2}	System Clock (RC OSC)		2.2V~5.5V	400	_	4000	kHz
	(3.3V~5.5V	400		8000	kHz
f _{SYS3}	System Clock (32768Hz Crystal OSC)				32768		Hz
f _{RTCOSC}	RTC Frequency		_		32768		Hz
		_	1.2V~2.2V	0	_	500	kHz
f _{TIMER}	Timer I/P Frequency		2.2V~5.5V	0		4000	kHz
			3.3V~5.5V	0	—	8000	kHz
		1.5V		35	70	140	μs
t _{WDTOSC}	Watchdog Oscillator Period	3V	_	45	90	180	μs
		5V		32	65	130	μs
tana	External Reset Low Pulse Width		For HT49C70L	10	—	_	μs
t _{RES}			For HT49R70A-1/HT49C70-1	1	_		μs
t _{SST}	System Start-up Timer Period		Wake-up from HALT		1024	_	*t _{SYS}
t	Interrupt Dulas Width		For HT49C70L	10			μs
t _{INT}	Interrupt Pulse Width		For HT49R70A-1/HT49C70-1	1	_		μs

Note: *t_{SYS}= 1/f_{SYS}



Functional Description

Execution Flow

The system clock is derived from either a crystal or an RC oscillator or a 32768Hz crystal oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme makes it possible for each instruction to be effectively executed in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.


Program Counter – PC

The program counter (PC) is 13 bits wide and it controls the sequence in which the instructions stored in the program ROM are executed. The contents of the PC can specify a maximum of 8192 addresses. After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by 1. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal interrupt, an external interrupt, or returning from a subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed to the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.



Execution Flow

Mada						Progr	am Co	ounter	,				
Mode	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0	0	0
External Interrupt 0	0	0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt 1	0	0	0	0	0	0	0	0	0	1	0	0	0
Timer/Event Counter 0 overflow	0	0	0	0	0	0	0	0	0	1	1	0	0
Timer/Event Counter 1 overflow	0	0	0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	0	0	1	1	0	0	0
Skip		-					PC+2						
Loading PCL	*12	*11	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#12	#11	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S12	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Note: *12~*0: Program counter bits #12~#0: Instruction code bits S12~S0: Stack register bits @7~@0: PCL bits



When a control transfer takes place, an additional dummy cycle is required.

Program Memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 8192×16 bits which are addressed by the PC and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H

Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.

Location 004H

Location 004H is reserved for the external interrupt service program. If the \overline{INTO} input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H

Location 008H is reserved for the external interrupt service program also. If the $\overline{INT1}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH

Location 00CH is reserved for the Timer/Event Counter 0 interrupt service program. If a timer interrupt results from a Timer/Event Counter 0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H


Location 010H is reserved for the Timer/Event Counter 1 interrupt service program. If a timer interrupt results from a Timer/Event Counter 1 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 010H.

Location 014H

Location 014H is reserved for the Time Base interrupt service program. If a Time Base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.



Note: n ranges from 0 to 1F

Program Memory

Table location

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the contents of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH. The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Stack Register – STACK

The stack register is a special part of the memory used to save the contents of the PC. The stack is organized into 16 levels and is neither part of the data nor part of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At the start of a subroutine call or an interrupt acknowledgment, the contents of the PC is pushed onto the stack. At the end of the sub-

						Table	Locatio	on					
Instruction(s)	*12	*11	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P12	P11	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table Location

Note: *12~*0: Table location bits @7~@0: Table pointer bits P12~P8: Current program counter bits



routine or interrupt routine, signaled by a return instruction (RET or RETI), the contents of the PC is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent 16 return addresses are stored).

Data Memory – RAM

The data memory (RAM) is designed with 245×8 bits, and is divided into two functional groups, namely; special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register 0 (00H), a Memory pointer register 0 (MP0;01H), an Indirect addressing register 1 (02H), a Memory pointer register 1 (MP1;03H), a Bank pointer (BP;04H), an Accumulator (ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register 0 (INTC0;0BH), a Timer/Event Counter 0 (TMR0;0DH), a Timer/Event Counter 0 control register (TMR0C;0EH), a Timer/Event Counter 1 (TMR1H:0FH;TMR1L;10H), a Timer/Event Counter 1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register 1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 20H to FFH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, each bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i" They are also indirectly accessible through the Memory pointer register 0 (MP0;01H) or the Memory pointer register 1 (MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1(03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

00H	Indirect Addressing Register 0	\square
01H	MP0	
02H	Indirect Addressing Register 1	
03H	MP1	
04H	BP	
05H	ACC	
06H	PCL	
07H	TBLP	
08H	TBLH	
09H	RTCC	
0AH	STATUS	
0BH	INTC0	Special Purpose
0CH		
0DH	TMR0	
0EH	TMR0C	
0FH	TMR1H	
10H	TMR1L	
11H	TMR1C	
12H	PA	
13H		
14H	PB	
15H		
16H	PC	
17H		
18H		
19H		: Unused.
1AH		Read as "0"
1BH		
1CH		
1DH		
1EH	INTC1	
1FH		
20H		ſ
	General Purpose	
	DATA MEMORY	
	(224 Bytes)	
FFH		

RAM Mapping

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 8-bit registers used to access the RAM by combining corresponding indirect addressing registers. MP0 can only be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator – ACC

The accumulator (ACC) is related to the ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memory locations must pass through the ACC.



Arithmetic and Logic Unit – ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but also changes the status register.

Status Register – STATUS

The status register (0AH) is 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PD), and a watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

Except for the TO and PD flags, bits in the status register can be altered by instructions similar to other registers. Data written into the status register does not alter the TO or PD flags. Operations related to the status register, however, may yield different results from those intended. The TO and PD flags can only be changed by a Watchdog Timer overflow, chip power-up, or clearing the Watchdog Timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status is important, and if the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The device provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register 0 (INTC0;0BH) and interrupt control register 1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of the INTC0 or of INTC1 may be set in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack should be prevented from becoming full.

All these interrupts can support a wake-up function. As an interrupt is serviced, a control transfer occurs by pushing the contents of the PC onto the stack followed by a branch to a subroutine at the specified location in the ROM. Only the contents of the PC is pushed onto the stack. If the contents of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of $\overline{INT0}$ or $\overline{INT1}$, and the related interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

Labels	Bits	Function
С	0	C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if an operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by either a system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
то	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6, 7	Unused bit, read as "0"

Status Register



The internal Timer/Event Counter 0 interrupt is initialized by setting the Timer/Event Counter 0 interrupt request flag (T0F;bit 6 of INTC0), which is normally caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/Event Counter 1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF;bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

Interrupt Source	Priority	Vector
External interrupt 0	1	04H
External interrupt 1	2	08H
Timer/Event Counter 0 overflow	3	0CH
Timer/Event Counter 1 overflow	4	10H
Time base interrupt	5	14H
Real time clock interrupt	6	18H

The Timer/Event Counter 0 interrupt request flag, T0F, external interrupt 1 request flag (EIF1), external interrupt 0 request flag (EIF0), enable Timer/Event Counter 0 interrupt bit (ET0I), enable external interrupt 1 bit (EEI1), enable external interrupt 0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register 0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/Event Counter 1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/Event Counter 1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register 1 (INTC1) which is located at 1EH in the RAM.

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI0	Controls the external interrupt 0 (1=enabled; 0=disabled)
	2	EEI1	Controls the external interrupt 1 (1=enabled; 0=disabled)
INTC0	3	ET0I	Controls the Timer/Event Counter 0 interrupt (1=enabled; 0=disabled)
(0BH)	4	EIF0	External interrupt 0 request flag (1=active; 0=inactive)
	5	EIF1	External interrupt 1 request flag (1=active; 0=inactive)
	6	T0F	Internal Timer/Event Counter 0 request flag (1=active; 0=inactive)
	7		Unused bit, read as "0"
	0	ET1I	Controls the Timer/Event Counter 1 interrupt (1=enabled; 0=disabled)
	1	ETBI	Controls the time base interrupt (1=enabled; 0:disabled)
	2	ERTI	Controls the real time clock interrupt (1=enabled; 0:disabled)
INTC1	3	_	Unused bit, read as "0"
(1EH)	4	T1F	Internal Timer/Event Counter 1 request flag (1=active; 0=inactive)
	5	TBF	Time base request flag (1=active; 0=inactive)
	6	RTF	Real time clock request flag (1=active; 0=inactive)
	7		Unused bit, read as "0"

INTC Register



EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program should not use the "CALL subroutine" within the interrupt subroutine. It's because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. During that period, if only one stack is left, and enabling the interrupt is not well controlled, operation of the "call" in the interrupt subroutine may damage the original control sequence.

Oscillator Configuration

These devices provide three oscillator circuits for system clocks, i.e., RC oscillator, crystal oscillator and 32768Hz crystal oscillator, determined by options. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode stops the system oscillator (RC and crystal oscillator only) and ignores external signal in order to conserve power. The 32768Hz crystal oscillator (system oscillator) still runs at HALT mode. If the 32768Hz crystal oscillator is selected as the system oscillator, the system oscillator is not stopped; but the instruction execution is stopped. Since the system oscillator or oscillator) is also designed for timing purposes, the internal timing (RTC, time base, WDT) operation still runs even if the system enters the HALT mode.

Of the three oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is required, and the range of the resistance should be from $24k\Omega$ to $1M\Omega$ for HT49R70A-1/HT49C70-1 and from $560k\Omega$ to $1M\Omega$ for HT49C70L. The system clock, divided by 4, is available on OSC2 with pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

On the other hand, if the crystal oscillator is selected, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768kHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4.

The RTC oscillator circuit can be controlled to oscillate quickly by setting the "QOSC" bit (bit 4 of RTCC). It is recommended to turn on the quick oscillating function upon power on, and then turn it off after 2 seconds.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately $78\mu s$. The WDT oscillator can be disabled by options to conserve power.


Watchdog Timer – WDT

The WDT clock source is implemented by a dedicated RC oscillator (WDT oscillator) or an instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by options. But if the WDT is disabled, all executions related to the WDT lead to no operation.

The WDT time-out period is $f_S/2^{15} \sim f_S/2^{16}$.


If the WDT clock source chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "HALT" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by an external logic.

When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can stop the system clock.



System Oscillator







The WDT overflow under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the PC and SP are reset to zero. To clear the contents of the WDT, there are three methods to be adopted, i.e., external reset (a low level to RES), software instruction, and a "HALT" instruction. There are two types of software instructions; "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the options - "CLR WDT" times selection option. If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip due to time-out.

Multi-function Timer

These devices provide a multi-function timer for the WDT, time base and RTC but with different time-out periods. The multi-function timer consists of an 8-stage divider and a 7-bit prescaler, with the clock source coming from the WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a selectable frequency signal (ranges


from $f_S/2^2$ to $f_S/2^8$) for LCD driver circuits, and a selectable frequency signal (ranging from $f_S/2^2$ to $f_S/2^9$) for the buzzer output by options. It is recommended to select a nearly 4kHz signal for the LCD driver circuits to have proper display.

Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $f_S/2^{12}$ to $f_S/2^{15}$ selected by options. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal can also be applied as a clock source of the Timer/Event Counter 1 so as to get a longer time-out period.

Real Time Clock – RTC

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from $f_S/2^8$ to $f_S/2^{15}$ by software programming . Writing data to RT2, RT1 and RT0 (bit 2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs. The real time clock





time-out signal also can be applied as a clock source of the Timer/Event Counter 0 in order to get a longer time-out period.

	·		
RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2 ⁸ *
0	0	1	2 ⁹ *
0	1	0	2 ¹⁰ *
0	1	1	2 ¹¹ *
1	0	0	2 ¹²
1	0	1	2 ¹³
1	1	0	2 ¹⁴
1	1	1	2 ¹⁵

Note: "*" not recommended to be used

Power Down Operation – HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT or RTC oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the WDT clock source is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PD flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by options. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequence may occur. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program resumes execution at the next instruction. But if the interrupt is enabled, and the stack is not full, the regular interrupt response takes place. When an interrupt request flag is set before entering the "HALT" status, the system cannot be awakened using that interrupt.

If wake-up events occur, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the Wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset


There are three ways in which reset may occur.

- RES is reset during normal operation
- RES is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a "warm reset" that resets only the PC and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the "initial condition" once the reset conditions are met. Examining the PD and TO flags, the program can distinguish between different "chip resets".


то	PD	RESET Conditions		
0	0	RES reset during power-up		
u	u	RES reset during normal operation		
0	1	RES Wake-up HALT		
1	u	WDT time-out during normal operation		
1	1	WDT Wake-up HALT		

Note: "u" stands for unchanged




Note: "*" Make the length of the wiring, which is connected to the RES pin as short as possible, to avoid noise interference.









Reset Configuration

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system awakes from a HALT state. Awaking from a HALT state, an SST delay is added.

An extra option load time delay is added during reset and power on.

The register states are summarized below:

HT49R70A-1/HT49C70-1/HT49C70L

The functional unit chip reset status is shown below.

PC	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time Base	Cleared. After master reset, WDT starts counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack

Timer/Event Counter

Two timer/event counters are implemented in the device. One of them contains an 8-bit programmable count-up counter, the other contains a 16-bit programmable count-up counter.

The Timer/Event Counter 0 clock source may come from the system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by options.

The Timer/Event Counter 1 clock source may come from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by options. Using external clock input allows the user to count exter-

Register	Register Reset (Power On)		RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR0	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR0C	0000 1	0000 1	0000 1	0000 1	uuuu u
TMR1H	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1L	XXXX XXXX	XXXX XXXX	XXXX XXXX	XXXX XXXX	นนนน นนนน
TMR1C	0000 1	0000 1	0000 1	0000 1	uuuu u
Program Counter	0000H	0000H	0000H	0000H	0000H
MP0	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
MP1	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	นนนน นนนน
BP	0	0	0	0	u
ACC	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLP	XXXX XXXX	นนนน นนนน	นนนน นนนน	นนนน นนนน	นนนน นนนน
TBLH	XXXX XXXX	นนนน นนนน	սսսս սսսս	uuuu uuuu	นนนน นนนน
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	-000 -000	-000 -000	-000 -000	-000 -000	-uuu -uuu
RTCC	00 0111	00 0111	00 0111	00 0111	uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน
PC	1111 1111	1111 1111	1111 1111	1111 1111	นนนน นนนน

Note: "*" stands for warm reset

"u" stands for unchanged

"x" stands for unknown



nal events, measure time internals or pulse widths, or generate an accurate time base. While using the internal clock allows the user to generate an accurate time base.


There are two registers related to the Timer/Event Counter 0; TMR0 ([0DH]), TMR0C ([0EH]). Two physical registers are mapped to TMR0 location; writing TMR0 puts the starting value in the Timer/Event Counter 0 register and reading TMR0 takes the contents of the Timer/Event Counter 0. The TMR0C is a timer/event counter control register, which defines some options.

There are three registers related to the Timer/Event Counter 1; TMR1H (0FH), TMR1L (10H), TMR1C (11H). Writing TMR1L will only put the written data to an internal lower-order byte buffer (8-bit) and writing TMR1H will transfer the specified data and the contents of the lower-order byte buffer to TMR1H and TMR1L registers, respectively. The Timer/Event Counter 1 preload register is changed by each writing TRM1H operations. Reading TMR1H will latch the contents of TMR1H and TMR1L counters to the destination and the lower-order byte buffer, respectively. Reading the tMR1L will read the contents of the lower-order byte buffer. The TMR1C is the Timer/Event Counter 1 control register, which defines the operating mode, counting enable or disable and an active edge.

The TM0 and TM1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal selected clock source.

In the event count or timer mode, the timer/event counter starts counting at the current contents in the timer/event counter and ends at FFH (FFFFH). Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1).

In the pulse width measurement mode with the values of the TON and TE bits equal to 1, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the TON. The measured result remains in the timer/event counter



Timer/Event	Counter	0
-------------	---------	---

Label (TMR0C)	Bits	Function	
	0~2	Unused bit, read as "0"	
TE	3	Defines the TMR0 active edge of timer/event counter D=active on low to high; 1=active on high to low)	
TON	4	Enable/disable timer counting (0=disabled; 1=enabled)	
TS	5	2 to 1 multiplexer control inputs which selects the timer/event counter clock sour (0=RTC outputs; 1= system clock or system clock/4)	
TM0 TM1	6 7	Defines the operating mode (TM1, TM0) 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused	

TMR0C Register




even if the activated transient occurs again. In other words, only 1-cycle measurement can be made until the TON is set. The cycle measurement will re-function as long as it receives further transient pulse. In this operation mode, the timer/event counter begins counting not according to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C or TMR1C) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the Timer/Event Counter 0/1 is one of the wake-up sources and can also be applied to a PFD (Programmable Frequency Divider) output at PA3 by options. Only one PFD (PFD0 or PFD1) can be applied to PA3 by options . No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing "CLR [PA].3" instruction to enable PFD output and executing "SET [PA].3" In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter is turn on, data written to the timer/event counter is kept only in the timer/event counter preload register. The timer/event counter still continues its operation until an overflow occurs.

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors, as this may results in a counting error. Blocking of the clock should be taken into account by the programmer.

It is strongly recommended to load a desired value into the TMR0/TMR1 register first, before turning on the related timer/event counter, for proper operation since the initial value of TMR0/TMR1 is unknown.

Due to the timer/event scheme, the programmer should pay special attention on the instruction to enable then disable the timer for the first time, whenever there is a need to use the timer/event function, to avoid unpredictable result. After this procedure, the timer/event function can be operated normally. An example is given, using one 8-bit and one 16-bit width Timer (timer 0; timer 1) cascaded into 24-bit width.



Timer/Event Counter 1

Label (TMR1C)	Bits	Function	
	0~2	Unused bit, read as "0"	
TE	3	efines the TMR1 active edge of the timer/event counter)= active on low to high; 1= active on high to low)	
TON	4	nable/disable timer counting 0= disabled; 1= enabled)	
TS	5	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0= option clock source; 1= system clock/4)	
TM1 TM0	7 6	Defines the operating mode 01= Event count mode (External clock) 10= Timer mode (Internal clock) 11= Pulse Width measurement mode (External clock) 00= Unused	

TMR1C Register



STA	RT:		
	mov	a,09h	; Set ET0I&EMI bits to
I	mov	intc0,a	; enable timer 0 and global interrupt
	mov	a,01h	; Set ET1I bit to enable
	mov	intc1, a	; timer 1 interrupt
	mov	a, 80h	; Set operating mode as
I	mov	tmr1c,a	; timer mode and select mask option clock source
I	mov	a, 0a0h	; Set operating mode as timer
I	mov	tmr0c, a	; mode and select system Clock/4
	set	tmr1c.4	: Enable then disable timer 1
	clr	tmr1c.4	: for the first time
	GII	um 10.4	
1	mov	a, 00h	; Load a desired value into
	mov	tmr0, a	; the TMR0/TMR1 register
	mov	a, 00h	• •
I	mov	tmr1l, a	;
I	mov	tmr1h, a	;
:	set	tmr0c.4	; Normal operation
:	set	tmr1c.4;	
END)		

Input/Output Ports

There are two 8-bit bidirectional input/output ports, PA and PC and one 8-bit input port PB. PA, PB and PC are mapped to [12H], [14H] and [16H] of the RAM, respectively. PA0~PA3 can be configured as CMOS (output) or NMOS (input/output) with or without pull-high resistor by options. PA4~PA7 are always pull-high and NMOS (input/output). If NMOS (input) is chosen, each bit on the port (PA0~PA7) can be configured as a wake-up input. PB can only be used for input operation. PC can be configured as CMOS output or NMOS input/output with or without pull-high resistor by options. All the ports for the input operation (PA, PB and PC), are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction MOV A, [m] (m=12H or 14H or 16H). For PA, PC output operation, all data are latched and remain unchanged until the output latch is rewritten.

When the PA and PC structures are open drain NMOS type, it should be noted that, before reading data from the pads, a "1" should be written to the related bits to disable the NMOS device. That is, executing first the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable data. After chip reset, these input lines remain at the high level or are left floating (by options). Each bit of these output latches can be set or cleared by the "MOV [m], A" (m=12H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the

latches or to the accumulator. When a PA or PC line is used as an I/O line, the related PA or PC line options should be configured as NMOS with or without pull-high resistor. Once a PA or PC line is selected as a CMOS output, the I/O function cannot be used.

The input state of a PA or PC line is read from the related PA or PC pad. When the PA or PC is configured as NMOS with or without pull-high resistor, one should be careful when applying a read-modify-write instruction to PA or PC. Since the read-modify-write will read the entire port state (pads state) first, execute the specified instruction and then write the result to the port data register. When the read operation is executed, a fault pad state (caused by the load effect or floating state) may be read. Errors will then occur.

There are three function pins that share with the PA port: PA0/BZ, PA1/ $\overline{\text{BZ}}$ and PA3/PFD.


The BZ and $\overrightarrow{\text{BZ}}$ are buzzer driving output pair and the PFD is a programmable frequency divider output. If the user wants to use the BZ/ $\overrightarrow{\text{BZ}}$ or PFD function, the related PA port should be set as a CMOS output. The buzzer output signals are controlled by PA0 and PA1 data registers as defined in the following table.


PA1 Data Register	PA0 Data Register	PA0/PA1 Pad State
0	0	PA0=BZ, PA1=BZ
1	0	PA0=BZ, PA1=0
Х	1	PA0=0, PA1=0

Note: "X" stands for unused

HOLTEK

HT49R70A-1/HT49C70-1/HT49C70L





Input/Output Ports

The PFD output signal function is controlled by the PA3 data register and the timer/event counter state. The PFD output signal frequency is also dependent on the timer/event counter overflow period. The definitions of PFD control signal and PFD output frequency are listed in the following table.

Timer	Timer Preload Value	PA3 Data Register	PA3 Pad State	PFD Frequency
OFF	Х	0	U	Х
OFF	Х	1	0	Х
ON	Ν	0	PFD	f _{INT} / [2×(256–N)]
ON	Ν	1	0	Х

Note: "X" stands for unused


"U" stands for unknown

"256" is for TMR0. If TMR1 is used to generate PFD, the number should be "65536".

PB input Ports

LCD Display Memory

The device provides an area of embedded data memory for LCD display. This area is located from 40H to 68H of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set as "01H", any data written into 40H~68H will affect the LCD display. When the BP is cleared to "00H", any data written into 40H~68H is meant to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.





LCD Driver Output

The output number of the LCD driver device can be 41×2 , 41×3 or 40×4 by option (i.e., 1/2 duty, 1/3 duty or 1/4 duty). The bias type LCD driver can be "R" type or "C" type for HT49R70A-1/HT49C70-1 while the bias type LCD driver can only be "C" type for HT49C70L. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The LCD driver bias voltage for HT49R70A-1/HT49C70-1 can be 1/2 bias or 1/3 bias by option, while the LCD driver bias voltage for HT49C70L can only be 1/2 bias. If 1/2 bias is selected, a capacitor mound is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins.


LCD bias power supply selection for HT49R70A-1/ HT49C70-1: There are two types of selections: 1/2 bias or 1/3 bias.

LCD bias type selection for HT49R70A-1/HT49C70-1: This option is to determine what kind of bias is selected, R type or C type.

Low Voltage Reset/Detector Functions

There is a low voltage detector (LVD) and a low voltage reset circuit (LVR) implemented in the microcontroller. These two functions can be enabled/disabled by options. Once the options of LVD is enabled, the user can use the RTCC.3 to enable/disable (1/0) the LVD circuit and read the LVD detector status (0/1) from RTCC.5; otherwise, the LVD function is disabled.


During a reset pulse



Note: "*" Omit the COM2 signal, if the 1/2 duty LCD is used. VA=VLCD, VB=1/2 VLCD for HT49R70A-1/HT49C70-1 VA=2V2, VB=V2, C type for HT49C70L

LCD Driver Output (1/3 Duty, 1/2 Bias, R/C Type)







LCD Driver Output

The LVR has the same effect or function with the external $\overline{\text{RES}}$ signal which performs chip reset. During HALT state, LVR is disabled.

Register	Bit No.	Label	Read/Write	Reset	Function
	0~2	RT0~RT2	R/W	111B	8 to 1 multiplexer control inputs to select the real clock prescaler output
	3	LVDC*	R/W	0	LVD enable/disable (1/0)
RTCC (09H)	4	QOSC	R/W	0	32768Hz OSC quick start-up oscillation 0/1: quickly/slowly start
	5	LVDO*	R	0	LVD detection output (1/0) 1: low voltage detected
	6, 7		—		Unused bit, read as "0"

The RTCC register definitions are listed in the table on the next page.

Note: "*" For HT49R70A-1/HT49C70-1



Options

The following shows the options in the device. All these options should be defined in order to ensure proper functioning system.


Options
SC type selection. his option is to determine whether an RC or crystal or 32768Hz crystal oscillator is chosen as system clock.
VDT Clock source selection. TC and Time Base. There are three types of selections: system clock/4 or RTC OSC or WDT OSC.
/DT enable/disable selection. /DT can be enabled or disabled by options.
CLR WDT times selection. his option defines the method to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear th VDT. "Two times" means that if both of the "CLR WDT1" and "CLR WDT2" have been executed, only then will the VDT be cleared.
ime Base time-out period selection. he Time Base time-out period ranges from clock/2 ¹² to clock/2 ¹⁵ "Clock" means the clock source selected by op ons.
uzzer output frequency selection. here are eight types of frequency signals for buzzer output: Clock/2 ² ~Clock/2 ⁹ . "Clock" means the clock source se ected by options.
Vake-up selection. his option defines the wake-up capability. External I/O pins (PA only) all have the capability to wake-up the chi om a HALT by a falling edge.
ull-high selection. his option is to decide whether the pull-high resistance is visible or not on the PA0~PA3 and PC. (PB and PA4~PA re always pull-high)
A0~PA3 and PC0~PC7 CMOS or NMOS selection. he structure of PA0~PA3 and PC0~PC7 can be selected as CMOS or NMOS individually. When the CMOS is se ected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can b sed for input or output operations. (PA4~PA7 are always NMOS)
clock source selection of Timer/Event Counter 0. There are two types of selections: system clock or system clock/4.
lock source selection of Timer/Event Counter 1. There are three types of selections: TMR0 overflow, system cloc r Time Base overflow.
O pins share with other function selections. A0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs. A3/PFD: PA3 can be set as I/O pins or PFD output.
CD common selection. here are three types of selections: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the ommon is selected, the segment output pin "SEG40" will be set as a common output.
CD bias power supply selection here are two types of selections: 1/2 bias or 1/3 bias for HT49R70A-1/HT49C70-1.
CD bias type selection his option is to determine what kind of bias is selected, R type or C type for HT49R70A-1/HT49C70-1.
CD driver clock selection. There are seven types of frequency signals for the LCD driver circuits: $f_S/2^2 \sim f_S/2^8$. " f_S tands for the clock source selection by options.
CD ON/OFF at HALT selection
VR selection. VR has enable or disable options
VD selection. VD has enable or disable options
FD selection PA3 is set as PFD output, there are two types of selections; One is PFD0 as the PFD output, the other is PFD1 a he PFD output. PFD0, PFD1 are the timer overflow signals of the Timer/Event Counter 0, Timer/Event Counter 1 re pectively.



Crystal Oscillator Application


Application Circuits

RC Oscillator Application



COM0~COM3 LCD OSC1 SEG0~SEG39 Panel C2 OSC2 LCD Power Supply VLCD C 0.1µF C2 OSC3 V 0.1µF $\overline{\mathcal{H}}$ OSC4 V2 0.1µF $\overline{\mathcal{H}}$ Vdd PA0~PA7 Υ<u>0.01</u>μF PB0~PB7 PC0~PC7 100kΩ ≥ **INTO** RES INT1 10kΩ ≷ TMR0 0.1μF TMR1 \overline{H} HT49R70A-1/HT49C70-1

32768Hz Crystal Oscillator Application




Note: C1=C2=300pF if f_{SYS} < 1MHz, Otherwise, C1=C2=0


The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\text{RES}}$ to high.

"*" Make the length of the wiring, which is connected to the $\overline{\text{RES}}$ pin as short as possible, to avoid noise interference.




RC Oscillator Application





32768Hz Crystal Oscillator Application



Note: The resistance and capacitance for reset circuit should be designed in such a way as to ensure that the VDD is stable and remains within a valid operating voltage range before bringing $\overline{\text{RES}}$ to high.



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	1		
ADD A,[m] ADDM A,[m] ADD A,x ADC A,[m]	Add data memory to ACC Add ACC to data memory Add immediate data to ACC Add data memory to ACC with carry	1 1 ⁽¹⁾ 1 1	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
ADCM A,[m] SUB A,x SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m] DAA [m]	Add ACC to data memory with carry Subtract immediate data from ACC Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory Decimal adjust ACC for addition with result in data memory	$ \begin{array}{c} 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ 1^{(1)} \end{array} $	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
Logic Operati			С
AND A,[m] OR A,[m] XOR A,[m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC	1 1 1	Z Z Z
ANDM A,[m] ORM A,[m] XORM A,[m] AND A,x OR A,x XOR A,x	AND ACC to data memory OR ACC to data memory Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC Exclusive-OR immediate data to ACC	1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾ 1 1 1	Z Z Z Z Z
CPL [m] CPLA [m]	Complement data memory Complement data memory with result in ACC Decrement	1 ⁽¹⁾ 1	Z Z
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate			
RRA [m] RR [m] RRCA [m] RRC [m] RLA [m] RLCA [m] RLCC [m]	Rotate data memory right with result in ACC Rotate data memory right Rotate data memory right through carry with result in ACC Rotate data memory right through carry Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	$ \begin{array}{c} 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1 \\ 1^{(1)} \\ 1^{(1)} \\ \end{array} $	None C C None C C C
Data Move	1		
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation			
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾ 1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneou	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note:

x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

 ${\bf v}\!\!:{\bf Flag} \text{ is affected}$

-: Flag is not affected

⁽¹⁾: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).

⁽²⁾: If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.

(3): (1) and (2)

⁽⁴⁾: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m] Description		ta memo	•					ator an
Decemption		eously, le	•			•		
Operation	ACC ←	ACC+[r	m]+C					
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
		—	—	_	\checkmark	\checkmark	\checkmark	
ADCM A,[m]	Add the	e accum	ulator a	nd carry	/ to data	a memo	ory	
Description		ntents of eously, le						
Operation	$[m] \leftarrow A$	ACC+[m]]+C					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—		_	\checkmark	\checkmark	\checkmark	\checkmark
ADD A,[m]	Add da	ta memo	ory to th	e accur	nulator			
Description	The cor	ntents of	f the sp	ecified o	data me	mory a	nd the a	ccumu
	stored i	n the ac	cumula	tor.				
Operation	ACC \leftarrow	ACC+[r	m]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
	_	—		_	\checkmark	\checkmark	\checkmark	
ADD A,x	Add im	mediate	data to	the acc	cumulate	or		
Description	The cor accumu	ntents of ulator.	the acc	cumulate	or and th	ne spec	ified dat	a are a
Operation	ACC \leftarrow	ACC+x						
Affected flag(s)								
	TC2	TC1	ТО	PD	OV	Z	AC	С
	_	—	—	_	\checkmark	\checkmark	\checkmark	
ADDM A,[m]	Add the	e accum	ulator to	o the da	ta mem	ory		
Description		ntents of in the da			data me	mory a	nd the a	ccumu
Operation	[m] ← A	ACC+[m]]					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
					\checkmark	\checkmark	\checkmark	\checkmark



	Legical AND accumulator with data moment
AND A,[m] Description	Logical AND accumulator with data memory Data in the accumulator and the specified data memory perform a bitwise logical AND op-
Description	eration. The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" [m]$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
AND A,x	Logical AND immediate data to the accumulator
Description	Data in the accumulator and the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.
Operation	$ACC \leftarrow ACC "AND" x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
ANDM A,[m]	Logical AND data memory with the accumulator
Description	Data in the specified data memory and the accumulator perform a bitwise logical_AND op-
	eration. The result is stored in the data memory.
Operation	[m] ← ACC "AND" [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes
	this onto the stack. The indicated address is then loaded. Program execution continues
	with the instruction at this address.
Operation	Stack \leftarrow PC+1
	PC ← addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
CLR [m]	Clear data memory
Description	The contents of the specified data memory are cleared to 0.
Operation	[m] ← 00H
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



CLR [m].i	Clear D	it of data	a memo	ory				
Description	The bit	i of the	specifie	d data r	nemory	is clea	red to 0	
Operation	[m].i ← 0							
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
					_		_	
CLR WDT	Clear V	Vatchdo	g Timer					
Description	The WI cleared		ared (cl	ears the	e WDT).	The po	ower dov	wn bit (
Operation	WDT ← PD and	- 00H TO ← (0					
Affected flag(s)								
	TC2	TC1	то	PD	OV	Z	AC	С
			0	0			_	
CLR WDT1	Preclea	r Watch	idog Tin	ner				
Description	this inst plies th	truction is instru	without	the oth	er precle	ear inst	D and TO ruction j the TO a	ust set
Operation	WDT ← PD and		0*					
Affected flag(s)								
Allected llag(3)								
Allected lidg(5)	TC2	TC1	TO	PD	OV	Z	AC	С
	TC2	TC1	TO 0*	PD 0*	OV —	Z	AC	C
CLR WDT2	TC2 — Preclea		0*	0*	OV —	Z	AC	C
	Preclea Togethe this inst	ur Watch er with C	0* Idog Tin LR WD without	0* ner T1, clea the othe	ars the V	UDT. PI	AC — D and TC ruction, D and P	D are al sets the
CLR WDT2	Preclea Togethe this inst this inst WDT ←	 er Watch truction truction	0* dog Tin LR WD without has bee	0* ner T1, clea the othe	ars the V	UDT. PI	D and TC ruction,	D are al sets the
CLR WDT2 Description	Preclea Togethe this inst this inst WDT ← PD and	rr Watch er with C truction truction - 00H* I TO ← 0	0* dog Tin LR WD without has bee	0* ner T1, clea the othe en exect	ars the V	VDT. PI ear inst d the To	D and TC ruction,	D are al sets the
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ←	with C truction truction	0* Idog Tin ILR WD without has bee 0* TO	0* ner T1, clea the othe en exect	ars the V	UDT. PI	D and TC ruction,	D are al sets the
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ← PD and	rr Watch er with C truction truction - 00H* I TO ← 0	0* Idog Tin ELR WD without has bee	0* ner T1, clea the othe en exect	ars the V er precle uted and	VDT. PI ear inst d the To	D and TC ruction, D and P	D are al sets the D flags
CLR WDT2 Description Operation	Preclea Togethe this inst this inst WDT ← PD and TC2 —	rr Watch er with C truction truction - 00H* I TO ← 0	0* dog Tin :LR WD without has bee 0* TO 0*	0* ner T1, clea the othe en exect PD 0*	ars the V er precle uted and	VDT. PI ear inst d the To	D and TC ruction, D and P	D are al sets the D flags
CLR WDT2 Description Operation Affected flag(s)	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi	ITC1	0* dog Tin ELR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othe en exect PD 0* nory ed data	OV	VDT. PI ear inst d the To Z 	D and TC ruction, D and P	D are al sets the D flags C
CLR WDT2 Description Operation Affected flag(s)	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi	ar Watch er with C truction truction - $00H^*$ TC1 TC1 	0* dog Tin ELR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othe en exect PD 0* nory ed data	OV	VDT. PI ear inst d the To Z 	D and TC ruction, D and P AC — cally co	D are al sets the D flags C
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi which p	ar Watch er with C truction truction - $00H^*$ TC1 TC1 	0* dog Tin ELR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othe en exect PD 0* nory ed data	OV	VDT. PI ear inst d the To Z 	D and TC ruction, D and P AC — cally co	D are al sets the D flags C
CLR WDT2 Description Operation Affected flag(s) CPL [m] Description Operation	Preclea Togethe this inst this inst WDT ← PD and TC2 Comple Each bi which p	ar Watch er with C truction truction - $00H^*$ TC1 TC1 	0* dog Tin ELR WD without has bee 0* TO 0* ata men specifie	0* ner T1, clea the othe en exect PD 0* nory ed data	OV	VDT. PI ear inst d the To Z 	D and TC ruction, D and P AC — cally co	D are al sets the D flags C



CPLA [m]	Complement data memory and place result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.
Operation	$ACC \leftarrow [\overline{m}]$
Affected flag(s)	
	TC2TC1TOPDOVZACC $ $ $ -$
DAA [m]	Decimal-Adjust accumulator for addition
Description	The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu- lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD ad- justment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.
Operation	If ACC.3~ACC.0 >9 or AC=1 then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0 and If ACC.7~ACC.4+AC1 >9 or C=1 then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DEC [m]	Decrement data memory
Description	Data in the specified data memory is decremented by 1.
Operation	[m] ← [m]−1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
DECA [m]	Decrement data memory and place result in the accumulator
Description	Data in the specified data memory is decremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]–1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



HALT	Enter power down mode
Description	This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.
Operation	$PC \leftarrow PC+1$ $PD \leftarrow 1$ $TO \leftarrow 0$
Affected flag(s)	TC2 TC1 TO PD OV Z AC C — — 0 1 — — — — —
INC [m]	Increment data memory
Description	Data in the specified data memory is incremented by 1
Operation	[m] ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
INCA [m]	Increment data memory and place result in the accumulator
Description	Data in the specified data memory is incremented by 1, leaving the result in the accumula- tor. The contents of the data memory remain unchanged.
Operation	ACC ← [m]+1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
JMP addr	Directly jump
Description	The program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.
Operation	PC ←addr
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
MOV A,[m]	Move data memory to the accumulator
Description	The contents of the specified data memory are copied to the accumulator.
Operation	ACC ← [m]
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



Interview The 8-bit data specified by the code is loaded into the accum Operation ACC $\leftarrow x$ Affected flag(s) TC2 TC1 TO PD OV Z AC C $ -$ MOV [m],A Move the accumulator to data memory Description The contents of the accumulator are copied to the specified dimemories). Operation [m] \leftarrow ACC Affected flag(s) TC2 TC1 TO PD OV Z AC C Image: the contents of the accumulator are copied to the specified dimemories). NOP No operation Image: the content of the accumulator are copied to the specified dimemories). Operation Image: the content of the accumulator are copied to the specified dimemories). Operation Image: the content of the accumulator are copied to the specified dimemory. Description No operation is performed. Execution continues with the next of the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the commutator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C TC2 TC1 TO PD OV Z AC C $-$ Image: the accumulator and the specified data perform a bit the result is stored in the accumulator. Description </th <th>MOV A,x</th> <th>Move immediate data to the accumulator</th>	MOV A,x	Move immediate data to the accumulator						
Operation ACC $\leftarrow x$ Affected flag(s) $TC2$ TC1 TO PD OV Z AC C MOV [m],A Move the accumulator to data memory Description The contents of the accumulator are copied to the specified of memories). Operation [m] \leftarrow ACC Affected flag(s) $TC2$ TC1 TO PD OV Z AC C NOP No operation [m] \leftarrow ACC AC C C C NOP No operation No operation is performed. Execution continues with the next Operation PC \leftarrow PC+1 Affected flag(s) $TC2$ TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator OR A,[m] Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation	-							
TC2TC1TOPDOVZACC $ -$	Operation							
Image: Constraint of the accumulator is data memory MOV [m],A Move the accumulator to data memory Description The contents of the accumulator are copied to the specified of memories). Operation [m] \leftarrow ACC Affected flag(s) $TC2$ TC1 TO PD OV Z AC C NOP No operation No operation is performed. Execution continues with the next Operation PC \leftarrow PC+1 Affected flag(s) TC2 TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operation accumulator and the specified data perform a bitwise logical_OR operation. The result is stored in the data perform a bitwise logical_OR operation. The result is stored in the data perform a bitwise logical OR inmediate data to the accumulator Description Data in the accumulator and the specified data perform a bitwise logical OR inmediate data to the accumulator. OP A,x Logical OR inmediate data to the accumulator. Description Data in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2$ TC1 TO PD	Affected flag(s)							
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{ $		TC2 TC1 TO PD OV Z AC C						
Description The contents of the accumulator are copied to the specified of memories). Operation $[m] \leftarrow ACC$ Affected flag(s) $\boxed{TC2 TC1 TO PD OV Z AC C}{ $								
memories). $[m] \leftarrow ACC $ Affected flag(s)	MOV [m],A	Move the accumulator to data memory						
Affected flag(s) $TC2$ TC1TOPDOVZACC $ -$ NOPNo operationNo operation is performed. Execution continues with the nextOperationPC \leftarrow PC+1Affected flag(s) $TC2$ TC1TOPDOVZACCOR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operationACC \leftarrow ACC "OR" [m]Affected flag(s) $TC2$ TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2$ TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory with the accumulatorOperationAccCOR operation. The result is stored in the dataORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and 	Description							
TC2TC1TOPDOVZACC $ -$	Operation	[m] ←ACC						
NOP No operation Description No operation is performed. Execution continues with the new Operation PC \leftarrow PC+1 Affected flag(s) $TC2$ TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the Operation ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2$ TC1 TO PD OV Z AC C OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the operation. The result is stored in the accumulator Description OR A,x Logical OR immediate data to the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2$ TC1 TO PD OV Z AC C ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data ORM A,[m] Logical OR data memory with the accumulator Description	Affected flag(s)	[
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $ $		TC2 TC1 TO PD OV Z AC C						
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $ $								
DescriptionNo operation is performed. Execution continues with the next OperationOperation $PC \leftarrow PC+1$ Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ $-$ OR A,[m]Logical OR accumulator with data memory DescriptionDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the Affected flag(s)TC2 TC1 TO PD OV Z AC C $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $TC2 TC1 TO PD OV Z AC C$ $-$ OR A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data OperationORM A,[m]Logical OR operation. The result is stored in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ TC2 $TC1 TO PD OV Z AC C$	NOP	No operation						
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the Operation Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $Or A, x$ Logical OR immediate data to the accumulator $Description$ Data in the accumulator and the specified data perform a bit the result is stored in the accumulator. Operation Data in the accumulator and the specified data perform a bit the result is stored in the accumulator. Operation $ACC \leftarrow ACC$ "OR" x Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $Operation$ $ACC \leftarrow ACC$ "OR" x $Affected flag(s)$ $TC2$ $TC1$ TO PD OV Z AC C $ORM A,[m]$ Logical OR data memory with the accumulator $Description$ $Data$ in the data memory (one of the data memories) and b	Description							
TC2TC1TOPDOVZACC $ -$ OR A,[m]Logical OR accumulator with data memoryDescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the OperationAffected flag(s)TC2TC1TOPDOVZACCOR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataORM A,[m]Logical OR data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACCOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$PC \leftarrow PC+1$						
OR A,[m] Logical OR accumulator with data memory Description Data in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ OR A,[m] Logical OR data memory with the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2 TC1 TO PD OV Z AC C$ ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) $TC2 TC1 TO PD OV Z AC C$	Affected flag(s)							
DescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{AFfected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{AFfected flag(s)}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] \overrightarrow{AC} \overrightarrow{C} \overrightarrow{C} \overrightarrow{C} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] \overrightarrow{AC} \overrightarrow{C} \overrightarrow{C} \overrightarrow{C} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] \overrightarrow{AC} \overrightarrow{C} \overrightarrow{C} $$		TC2 TC1 TO PD OV Z AC C						
DescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z \text{AC} C$ $ $ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z \text{AC} C$ $ $								
DescriptionData in the accumulator and the specified data memory (one form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} \overrightarrow{OR} $\overrightarrow{A,x}$ Logical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} ORM A,[m]Logical OR data memory with the accumulatorData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected}$ flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected}$ $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{AC} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] $\overrightarrow{Affected}$ \overrightarrow{AC} \overrightarrow{C} \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "OR" [m] \overrightarrow{AC} \overrightarrow{C} \overrightarrow{C} \overrightarrow{C} $\overrightarrow{Operation}$ [m] $\overleftarrow{C2}$ [m] TO PD OV Z AC C \overrightarrow{C} $\overrightarrow{Operation}$ [m] \leftarrow ACC "O		Logical OR accumulator with data memory						
form a bitwise logical_OR operation. The result is stored in the ACC \leftarrow ACC "OR" [m]Affected flag(s) $\overrightarrow{TC2}$ $\overrightarrow{TC1}$ \overrightarrow{TO} \overrightarrow{PD} \overrightarrow{OV} \overrightarrow{Z} \overrightarrow{AC} \overrightarrow{C} $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{OV} \overline{Z} \overline{AC} \overline{C} $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overline{TC2}$ $\overline{TC1}$ \overline{TO} \overline{PD} \overline{VZ} \overline{AC} \overline{C}								
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a bit The result is stored in the accumulator.Operation $ACC \leftarrow ACC$ "OR" xAffected flag(s) $TC2$ $TC1$ TO PD OV Z AC C ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation $[m] \leftarrow ACC$ "OR" [m]Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C								
TC2TC1TOPDOVZACC $ -$ OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)TC2TC1TOPDOVZACCORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	ACC ← ACC ″OR″ [m]						
OR A,x Logical OR immediate data to the accumulator Description Data in the accumulator and the specified data perform a b The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $TC2$ TC1 TO PD OV Z AC C ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C Operation Data in the data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	Affected flag(s)							
OR A,xLogical OR immediate data to the accumulatorDescriptionData in the accumulator and the specified data perform a b The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C $ $ $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s) $\overline{TC2}$ TC1 TO PD OV Z AC C		TC2 TC1 TO PD OV Z AC C						
Description Data in the accumulator and the specified data perform a bit The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) TC2 TC1 TO PD OV Z AC C ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C								
DescriptionData in the accumulator and the specified data perform a bid The result is stored in the accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s) $\overrightarrow{TC2}$ TC1 TO PD OV Z AC C $ -$ <	OR A.x	Logical OR immediate data to the accumulator						
The result is stored in the accumulator. Operation ACC \leftarrow ACC "OR" x Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z \text{AC} C}$ $ -$ ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] \leftarrow ACC "OR" [m] Affected flag(s) $\overline{\text{TC2} \text{TC1} \text{TO} \text{PD} \text{OV} Z \text{AC} C}$		•						
Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation $[m] \leftarrow ACC$ "OR" $[m]$ Affected flag(s) $TC2$ $TC1$ TO PD OV Z AC C								
TC2TC1TOPDOVZACC $ -$ ORM A,[m]Logical OR data memory with the accumulatorDescriptionData in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the dataOperation[m] \leftarrow ACC "OR" [m]Affected flag(s)TC2TC1TOPDOVZACC	Operation	$ACC \leftarrow ACC "OR" x$						
ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	Affected flag(s)							
ORM A,[m] Logical OR data memory with the accumulator Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C		TC2 TC1 TO PD OV Z AC C						
Description Data in the data memory (one of the data memories) and bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C								
bitwise logical_OR operation. The result is stored in the data Operation [m] ←ACC "OR" [m] Affected flag(s) TC2 TC1 TO PD OV Z AC C	ORM A,[m]	Logical OR data memory with the accumulator						
Affected flag(s)	Description							
TC2 TC1 TO PD OV Z AC C	Operation	[m] ←ACC ″OR″ [m]						
	Affected flag(s)							
		TC2 TC1 TO PD OV Z AC C						



RET	Return from subroutine
Description	The program counter is restored from the stack. This is a 2-
Operation	$PC \leftarrow Stack$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RET A,x	Return and place immediate data in the accumulator
Description	The program counter is restored from the stack and the accur fied 8-bit immediate data.
Operation	$PC \leftarrow Stack$
	$ACC \leftarrow x$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RETI	Return from interrupt
Description	The program counter is restored from the stack, and interrup EMI bit. EMI is the enable master (global) interrupt bit.
Operation	$PC \leftarrow Stack$
	EMI ← 1
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RL [m]	Rotate data memory left
Description	The contents of the specified data memory are rotated 1 bit let
Operation	[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)
	[m].0 ← [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RLA [m]	Rotate data memory left and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit left with bit 7
Organitar	rotated result in the accumulator. The contents of the data m
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



RLC [m]	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-
	places the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	$[m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)$
	$\begin{array}{l} [m].0 \leftarrow C\\ C \ \leftarrow [m].7 \end{array}$
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RLCA [m]	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the
·	carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored
Operation	in the accumulator but the contents of the data memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6) ACC.0 \leftarrow C
	C ← [m].7
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RR [m]	Rotate data memory right
Description	The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)
	[m].7 ← [m].0
Affected flag(s)	TC2 TC1 TO PD OV Z AC C
RRA [m]	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation	ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6) ACC.7 \leftarrow [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C
RRC [m]	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated 1 bit
	right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)
	[m].7 ← C C ← [m].0
Affected flag(s)	
	TC2 TC1 TO PD OV Z AC C



RRCA [m]	Rotato	right thr		arry and	nlaco r	ocult in	the acc	umulat
Description		the spe	-	•	-			
		ry bit and in the ac		-				
Operation		— [m].(i+	⊦1); [m].	i:bit i of	the dat	a memo	ory (i=0-	~6)
	ACC.7 C ← [m							
Affected flag(s)	_							
	TC2	TC1	то	PD	OV	Z	AC	С
SBC A,[m]	Subtrac	ct data n	nemory	and ca	ry from	the acc	cumulate	or
Description		ntents of from the				•		•
Operation	ACC \leftarrow	ACC+[]+C					
Affected flag(s)	TC2	TC1	то	PD	OV	Z	AC	С
	102		- TO		√	∠ √	AC √	√
					,	,	,	,
SBCM A,[m]	Subtrac	ct data n	nemory	and ca	ry from	the acc	cumulate	or
Description		ntents of from the				•		•
Operation		ACC+[m		iulator,	leaving	110 103		Juata I
Affected flag(s)	[] 、 ,] 0					
	TC2	TC1	то	PD	OV	Z	AC	С
			—		\checkmark	\checkmark	\checkmark	\checkmark
SDZ [m]								
SDZ [iii]	Skip if d	decreme	ent data	memor	y is 0			
Description	The cor	ntents of	the spe	cified d	ata mer			
	The cor instruct		f the spe tipped. I	ecified d f the res	ata mer sult is 0,	the foll	owing ir	structio
	The cor instruct instruct	ntents of ion is sk	f the spe tipped. I cution, is	ecified d f the res s discare	ata mer sult is 0, ded and	the foll a dumr	owing ir ny cycle	istructions is repla
Description	The cor instruct instruct tion (2 o	ntents of ion is sk ion exec	f the spe tipped. I cution, is Otherw	ecified d f the res s discard ise proc	ata mer sult is 0, ded and seed wit	the foll a dumr	owing ir ny cycle	istructions is repla
Description	The cor instruct instruct tion (2 o Skip if (ntents of ion is sk ion exec cycles). [[m]–1)=	f the spe tipped. I cution, is Otherw 0, [m] <	ecified d f the res s discard ise proc – ([m]– ⁻	ata mer sult is 0, ded and seed wit	the foll a dumr h the ne	owing ir ny cycle ext instr	istruction (
Description	The cor instruct instruct tion (2 o	ntents of ion is sk ion exec cycles).	f the spe tipped. I cution, is Otherw	ecified d f the res s discard ise proc	ata mer sult is 0, ded and seed wit	the foll a dumr	owing ir ny cycle	istructions is repla
Description	The cor instruct instruct tion (2 o Skip if (ntents of ion is sk ion exec cycles). [[m]–1)=	f the spe tipped. I cution, is Otherw 0, [m] <	ecified d f the res s discard ise proc – ([m]– ⁻	ata mer sult is 0, ded and seed wit	the foll a dumr h the ne	owing ir ny cycle ext instr	istruction (
Description	The cor instruct instruct tion (2 of Skip if (TC2 — Decrem	ntents of ion is sk ion exec cycles). '[m]–1)= TC1 nent data	f the spe ipped. I cution, is Otherw 0, [m] < TO TO a memo	ecified d f the res s discard ise proc – ([m]– PD – pry and	ata mer sult is 0, ded and eed wit I) OV place re	the foll a dumr h the ne Z esult in /	ACC, sk	is replauction (C
Description Operation Affected flag(s)	The cor instruct instruct tion (2 of Skip if (TC2 — Decrem The cor	ntents of ion is sk ion exec cycles). [[m]–1)= TC1 nent data	f the spe ipped. I cution, is Otherw :0, [m] TO TO a memory f the spe	ecified d f the res s discard ise proc – ([m]– ⁻ PD – PD ory and ecified d	ata mer sult is 0, ded and æed wit I) OV place re ata mer	the foll a dumr h the ne Z esult in <i>i</i> nory are	ACC, sk	is replauction (C
Description Operation Affected flag(s)	The cor instruct tion (2 o Skip if (TC2 Decrem The cor instruct unchan	ntents of ion is sk ion exec cycles). [[m]–1)= TC1 TC1 nent data ntents of ion is sk ged. If th	f the spe cution, is Otherw 0, [m] TO TO a memory f the spe ipped. 1 ne resul	ecified d f the res s discard ise proc – ([m]– – PD – PD – ory and crified d The resu t is 0, th	ata mer sult is 0, ded and æed wit 1) OV place re ata mer ilt is stor e follow	the foll a dumr h the ne Z esult in / nory are red in th ing instr	AC ACC, sk decren e accun uction, f	is replauction (C C ip if 0 nented nulator fetched
Description Operation Affected flag(s)	The cor instruct instruct tion (2 of Skip if (TC2 Decrem The cor instruct unchan executi	ntents of ion is sk ion exec cycles). [[m]–1)= TC1 TC1 ntent data ntents of ion is sk ged. If tt on, is dia	f the spe cution, is Otherw 0, [m] TO TO a memory f the spe ipped. 1 he resul scarded	ecified d f the res s discard ise proo – ([m]– – PD – PD – ory and ecified d f'he resu t is 0, th I and a o	ata mer sult is 0, ded and æed wit 1) OV place re ata mer ilt is stoo e follow dummy	the foll a dumr h the ne Z esult in / nory are red in th ing instr cycle is	ACC, sk e decren e accun ruction, f	is replauction (C C ip if 0 nented nulator fetched ed to ge
Description Operation Affected flag(s)	The cor instruct tion (2 o Skip if (TC2 Decrem The cor instruct unchan executi cles). C	ntents of ion is sk ion exec cycles). [[m]–1)= TC1 TC1 nent data ntents of ion is sk ged. If th	f the specific the specific terms of terms	ecified d f the res s discard ise proof – ([m]– PD – PD – ory and ecified d The result is 0, th I and a d ed with	ata mer sult is 0, ded and eed wit 1) OV place re ata mer ilt is stoi e follow dummy the nex	the foll a dumr h the ne Z esult in / nory are red in th ing instr cycle is	ACC, sk e decren e accun ruction, f	is replauction (C C ip if 0 nented nulator fetched ed to ge
Description Operation Affected flag(s) SDZA [m] Description	The cor instruct tion (2 o Skip if (TC2 Decrem The cor instruct unchan executi cles). C	ntents of ion is sk ion exec cycles). ([m]-1)= TC1 — TC1 — nent data ntents of ion is sk ged. If th on, is dia otherwis	f the specific the specific terms of terms	ecified d f the res s discard ise proof – ([m]– PD – PD – ory and ecified d The result is 0, th I and a d ed with	ata mer sult is 0, ded and eed wit 1) OV place re ata mer ilt is stoi e follow dummy the nex	the foll a dumr h the ne Z esult in / nory are red in th ing instr cycle is	ACC, sk e decren e accun ruction, f	is replauction (C C ip if 0 nented nulator fetched ed to ge
Description Operation Affected flag(s) SDZA [m] Description Operation	The cor instruct tion (2 o Skip if (TC2 Decrem The cor instruct unchan executi cles). C	ntents of ion is sk ion exec cycles). ([m]-1)= TC1 — TC1 — nent data ntents of ion is sk ged. If th on, is dia otherwis	f the specific the specific terms of terms	ecified d f the res s discard ise proof – ([m]– PD – PD – ory and ecified d The result is 0, th I and a d ed with	ata mer sult is 0, ded and eed wit 1) OV place re ata mer ilt is stoi e follow dummy the nex	the foll a dumr h the ne Z esult in / nory are red in th ing instr cycle is	ACC, sk e decren e accun ruction, f	is replauction (C C ip if 0 nented nulator fetched ed to ge



SET [m]	Set data memory								
Description	Each bit of the specified data memory is set to 1.								
Operation	[m] ← FFH								
Affected flag(s)	food of the second s								
	TC2 TC1 TO PD OV Z AC C								
SET [m]. i	Set bit of data memory								
Description	Bit i of the specified data memory is set to 1.								
Operation	[m].i ← 1								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SIZ [m]	Skip if increment data memory is 0								
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the fol-								
	lowing instruction, fetched during the current instruction execution, is discarded and a								
	dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with								
Operation	the next instruction (1 cycle).								
	Skip if ([m]+1)=0, [m] ← ([m]+1)								
Affected flag(s)	TC2 TC1 TO PD OV Z AC C								
SIZA [m]	Increment data memory and place result in ACC, skip if 0								
Description	The contents of the specified data memory are incremented by 1. If the result is 0, the next								
	instruction is skipped and the result is stored in the accumulator. The data memory re- mains unchanged. If the result is 0, the following instruction, fetched during the current in-								
	struction execution, is discarded and a dummy cycle is replaced to get the proper								
	instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).								
Operation	Skip if ([m]+1)=0, ACC \leftarrow ([m]+1)								
Affected flag(s)									
	TC2 TC1 TO PD OV Z AC C								
SNZ [m].i	Skip if bit i of the data memory is not 0								
Description	If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data								
2000.19.1011	memory is not 0, the following instruction, fetched during the current instruction execution,								
	is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-								
Operation	wise proceed with the next instruction (1 cycle).								
Operation	Skip if [m].i≠0								
Affected flag(s)	TC2 TC1 TO PD OV Z AC C								



SUB A,[m]		ct data n							
Description	The specified data memory is subtracted from the contents of result in the accumulator.								
Operation	$ACC \leftarrow ACC + [\overline{m}] + 1$								
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_			_	\checkmark	V	\checkmark	\checkmark	
SUBM A,[m]	Subtra	ct data n	nemory	from th	e accun	nulator			
Description	The specified data memory is subtracted from the contents of result in the data memory.								
Operation	[m] ← /	ACC+[m]+1						
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_	_	_	_	\checkmark	\checkmark	\checkmark	\checkmark	
SUB A,x		ct imme							
Description		mediate ving the			•		ubtracte	d from	
Operation		- ACC+>	_	i ilio uo	ounnaid	.01.			
Affected flag(s)	A00 (*	100.7							
Allected llag(3)	TC2	TC1	то	PD	OV	Z	AC	С	
		_			√		√	√	
					,	,	,		
SWAP [m]	Swap r	nibbles v	vithin th	e data r	nemory				
Description		v-order a e interch	-		nibbles	of the s	pecified	l data n	
Operation	[m].3~[m].0 ↔	[m].7~[ı	m].4					
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_		_	_	_	_	_		
SWAPA [m]	Swap o	lata mer	nory an	d place	result i	n the ac	cumula	tor	
Description		v-order a result to	-						
Operation		-ACC.0 -ACC.4							
Affected flag(s)	A00.1	A00.4	(— [m].(, [iii].o					
Aneoleu nay(s)	TC2	TC1	то	PD	OV	Z	AC	С	
		_	_	_	_	_		_	



SZ [m]	Skin if c	lata ma	monvie	0							
Description	Skip if data memory is 0 If the contents of the specified data memory are 0, the followin the current instruction execution, is discarded and a dummy proper instruction (2 cycles). Otherwise proceed with the nex										
Operation	Skip if [m]=0									
Affected flag(s)											
	TC2	TC1	ТО	PD	OV	Z	AC	С			
		—				_		—			
SZA [m]	Move d	ata mer	nory to	ACC, sl	kip if 0						
Description	The cor	The contents of the specified data memory are copied to the accumulator. If the									
	0, the following instruction, fetched during the current instruction and a dummy cycle is replaced to get the proper instruction (2 with the next instruction (1 cycle).										
Operation	Skip if [m]=0									
Affected flag(s)											
	TC2	TC1	то	PD	OV	Z	AC	С			
	—				—		—				
SZ [m].i	Skip if b	oit i of th	ne data i	memory	is 0						
Description	If bit i of instructi tion (2 c	ion exec	cution, is	s discare	ded and	a dumn	ny cycle	is repla			
Operation	Skip if [m].i=0									
Affected flag(s)											
	TC2	TC1	ТО	PD	OV	Ζ	AC	С			
		_	_		_	_	_	—			
TABRDC [m]	Move th	ne ROM	l code (current	page) to	TBLH	and dat	a mem			
Description	The low to the s										
Operation	[m] ← F	ROM co	de (low	huto)							
	TBLH ←	- ROM	`	• •	e)						
Affected flag(s)			code (h	igh byte	,						
Affected flag(s)	TBLH ← TC2	– ROM TC1	`	• •	e) OV	Z	AC	С			
Affected flag(s)			code (h	igh byte	,	Z	AC	C			
Affected flag(s) TABRDL [m]		TC1	TO	PD	OV						
	TC2	TC1 — ne ROM	TO TO I code (I	PD PD ast pag	OV — e) to TB st page)	LH and addres	 I data m ised by t	emory			
TABRDL [m]	TC2 — Move th The low	TC1 — ne ROM y byte of a memo ROM co	TO TO I code (I f ROM c rry and t de (low	PD PD ast pag code (las he high byte)	OV — e) to TB st page) byte tra	LH and addres	 I data m ised by t	emory			
TABRDL [m] Description	TC2 — Move the The low the data [m] ← F	TC1 — ne ROM y byte of a memo ROM co	TO TO I code (I f ROM c rry and t de (low	PD PD ast pag code (las he high byte)	OV — e) to TB st page) byte tra	LH and addres	 I data m ised by t	emory			
TABRDL [m] Description Operation	TC2 — Move the The low the data [m] ← F	TC1 — ne ROM y byte of a memo ROM co	TO TO I code (I f ROM c rry and t de (low	PD PD ast pag code (las he high byte)	OV — e) to TB st page) byte tra	LH and addres	 I data m ised by t	emory			




~~~									
XOR A,[m]	Logical XOR accumulator with data memory								
Description	Data in t sive_OR								
Operation		ACC ">	(OR″ [n	n]					
Affected flag(s)									
	TC2	TC1	то	PD	OV	Ζ	AC	С	
	_	_	—	_	—	$\checkmark$		_	
XORM A,[m]	Logical 3	XOR da	ata men	nory wit	h the ac	cumula	ator		
Description	Data in f sive_OR							•	
Operation	[m] ← A	CC "XC	DR″ [m]						
Affected flag(s)									
	TC2	TC1	то	PD	OV	Ζ	AC	С	
	_	_	_			$\checkmark$			
XOR A,x	Logical 2	XOR im	mediat	e data t	o the ac	cumula	ator		
Description	Data in the accumulator and the specified data perform a bitwis eration. The result is stored in the accumulator. The 0 flag is a								
Operation	$ACC \leftarrow ACC$ "XOR" x								
Affected flag(s)									
	TC2	TC1	то	PD	OV	Z	AC	С	
	_								
						v			



### **Package Information**

100-pin QFP (14×20) Outline Dimensions



Symbol	Dimensions in mm								
Symbol	Min.	Nom.	Max.						
A	18.50	_	19.20						
В	13.90	_	14.10						
С	24.50		25.20						
D	19.90		20.10						
E		0.65	_						
F		0.30	_						
G	2.50		3.10						
н			3.40						
I		0.10							
J	1		1.40						
К	0.10		0.20						
α	0°		<b>7</b> °						



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

#### Holtek Semiconductor Inc. (Sales Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan Tel: 886-2-2782-9635 Fax: 886-2-2782-9636 Fax: 886-2-2782-7128 (International sales hotline)

Holtek Semiconductor (Shanghai) Inc. 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor (Hong Kong) Ltd. Block A, 3/F, Tin On Industrial Building, 777-779 Cheung Sha Wan Rd., Kowloon, Hong Kong Tel: 852-2-745-8288 Fax: 852-2-742-8657

Holmate Semiconductor, Inc. 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.