

August 1984 Revised January 2000

# MM74HC4066 Quad Analog Switch

#### **General Description**

The MM74HC4066 devices are digitally controlled analog switches utilizing advanced silicon-gate CMOS technology. These switches have low "ON" resistance and low "OFF" leakages. They are bidirectional switches, thus any analog input may be used as an output and visa-versa. Also the MM74HC4066 switches contain linearization circuitry which lowers the "ON" resistance and increases switch linearity. The MM74HC4066 devices allow control of up to 12V (peak) analog signals with digital control signals of the same range. Each switch has its own control input which disables each switch when LOW. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V<sub>CC</sub> and ground.

#### **Features**


- Typical switch enable time: 15 ns
- Wide analog input voltage range: 0-12V
- Low "ON" resistance: 30 typ. (MM74HC4066)
- Low quiescent current: 80 µA maximum (74HC)
- Matched switch characteristics
- Individual switch controls

#### Ordering Code:


Order Number	Package Number	Package Description
MM74HC4066M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
MM74HC4066SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC4066MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC4066N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Schematic Diagram**



#### Connection Diagram



#### **Truth Table**

Input	Switch
CTL	I/O-O/I
L	"OFF"
Н	"ON"



## **Absolute Maximum Ratings**(Note 1)

(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5 to +15V
DC Control Input Voltage (VIN)	$-1.5$ to $V_{CC}$ +1.5 $V$
DC Switch I/O Voltage (V <sub>IO</sub> )	$V_{\text{EE}}$ =0.5 to $V_{\text{CC}}$ +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

# **Recommended Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	12	V
DC Input or Output Voltage			
$(V_{IN}, V_{OUT})$	0	$V_{CC}$	V
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) \ V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
V <sub>CC</sub> = 9.0V		400	ns

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

#### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55 \text{ to } 125^{\circ}\text{C}$	Units
0,20.				Тур		Guaranteed L	imits	00
V <sub>IH</sub>	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			9.0V		6.3	5.3	6.3	V
			12.0V		8.4	8.4	8.4	V
V <sub>IL</sub>	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			9.0V		2.7	2.7	2.7	V
			12.0V		3.6	3.6	3.6	V
R <sub>ON</sub>	Maximum "ON" Resistance	$V_{CTL} = V_{IH}$ , $I_S = 2.0 \text{ mA}$	4.5V	100	170	200	220	Ω
	(Note 5)	$V_{IS} = V_{CC}$ to GND	9.0V	50	85	105	110	Ω
		(Figure 1)	12.0	30	70	85	90	Ω
			2.0V	120	180	215	240	Ω
		$V_{CTL} = V_{IH}$ , $I_S = 2.0 \text{ mA}$	4.5V	50	80	100	120	Ω
		$V_{IS} = V_{CC}$ or GND	9.0V	35	60	75	80	Ω
		(Figure 1)	12.0V	20	40	60	70	Ω
R <sub>ON</sub>	Maximum "ON" Resistance	V <sub>CTL</sub> = V <sub>IH</sub>	4.5V	10	15	20	20	Ω
	Matching	$V_{IS} = V_{CC}$ to GND	9.0V	5	10	15	15	Ω
			12.0V	5	10	15	15	Ω
I <sub>IN</sub>	Maximum Control	$V_{IN} = V_{CC}$ or GND			±0.1	±1.0	±1.0	μΑ
	Input Current	V <sub>CC</sub> = 2-6V						
I <sub>IZ</sub>	Maximum Switch "OFF"	V <sub>OS</sub> = V <sub>CC</sub> or GND	6.0V	10	±60	±600	±600	nA
	Leakage Current	$V_{IS} = GND \text{ or } V_{CC}$	9.0V	15	±80	±800	±800	nA
		V <sub>CTL</sub> = V <sub>IL</sub> (Figure 3)	12.0V	20	±100	±1000	±1000	nA
I <sub>IZ</sub>	Maximum Switch "ON"	V <sub>IS</sub> = V <sub>CC</sub> to GND	6.0V	10	±40	±150	±150	nA
	Leakage Current	$V_{CTL} = V_{IH}$	9.0V	15	±50	±200	±200	nA
		V <sub>OS</sub> = OPEN (Figure 2)	12.0V	20	±60	±300	±300	nA
I <sub>CC</sub>	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		2.0	20	40	μΑ
	Supply Current	$I_{OUT} = 0 \mu A$	9.0V		4.0	40	80	μΑ
			12.0V		8.0	80	160	μΑ

Note 4: For a power supply of 5V  $\pm$ 10% the worst case on resistance (R<sub>ON</sub>) occurs for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst case leakage current occurs for CMOS at the higher voltage and so the 5.5V values should be used.

Note 5: At supply voltages (V<sub>CC</sub>-GND) approaching 2V the analog switch on resistance becomes extremely non-linear. Therefore it is recommended that these devices be used to transmit digital only when using these supply voltages.

# **AC Electrical Characteristics**

 $V_{\rm CC}$  = 2.0V-6.0V  $V_{\rm EE}$  = 0V-12V,  $C_{\rm L}$  = 50 pF (unless otherwise specified)


Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$	$T_A = -55$ to 125°C	Units
Syllibol				Тур		Units		
$t_{PHL}$ , $t_{PLH}$	Maximum Propagation		2.0V	25	50	30	75	ns
	Delay Switch In to Out		4.5V	5	10	13	15	ns
			9.0V	4	8	10	12	ns
			12.0V	3	7	11	13	ns
$t_{PZL},t_{PZH}$	Maximum Switch Turn	$R_L = 1 k\Omega$	2.0V	30	100	125	150	ns
	"ON" Delay		4.5V	12	20	25	30	ns
			9.0V	6	12	15	18	ns
			12.0V	5	10	13	15	ns
$t_{PHZ},t_{PLZ}$	Maximum Switch Turn	$R_L = 1 k\Omega$	2.0V	60	168	210	252	ns
	"OFF" Delay		4.5V	25	36	45	54	ns
			9.0V	20	32	40	48	ns
			12.0V	15	30	38	45	
f <sub>MAX</sub>	Minimum Frequency	$R_L = 600\Omega$	4.5V	40				MHz
	Response (Figure 7)	$V_{IS} = 2 V_{PP} \text{ at } (V_{CC}/2)$	9.0V	100				MHz
	$20 \log (V_O/V_I) = -3 dB$	(Note 6) (Note 7)						
	Crosstalk Between	$R_L = 600\Omega$ , $F = 1 MHz$						
	any Two Switches	(Note 7) (Note 8)	4.5V	-52				dB
	(Figure 8)		9.0V	-50				dB
	Peak Control to Switch	$R_L = 600\Omega$ , $F = 1 MHz$	4.5V	100				mV
	Feedthrough Noise (Figure 9)	$C_L = 50 pF$	9.0V	250				mV
	Switch OFF Signal	$R_L=600\Omega,F=1MHz$						
	Feedthrough	$V_{(CT)}V_{IL}$						
	Isolation	(Note 7) (Note 8)	4.5V	-42				dB
	(Figure 10)		9.0V	-44				dB
THD	Total Harmonic	$R_L = 10 \text{ k}\Omega, C_L = 50 \text{ pF},$						
	Distortion	F = 1  kHz						
	(Figure 11)	$V_{IS} = 4 V_{PP}$	4.5V	.013				%
		$V_{IS} = 8 V_{PP}$	9.0V	.008				%
C <sub>IN</sub>	Maximum Control			5	10	10	10	pF
	Input Capacitance							
C <sub>IN</sub>	Maximum Switch			20				pF
	Input Capacitance							
C <sub>IN</sub>	Maximum Feedthrough	V <sub>CTL</sub> = GND		0.5				pF
	Capacitance							
C <sub>PD</sub>	Power Dissipation			15				pF
	Capacitance							

Note 6: Adjust 0 dBm for F = 1 kHz (Null  $R_L/R_{ON}$  Attenuation).

Note 7:  $V_{IS}$  is centered at  $V_{CC}/2$ .

Note 8: Adjust input for 0 dBm.

## **AC Test Circuits and Switching Time Waveforms**






FIGURE 1. "ON" Resistance

FIGURE 2. "ON" Channel Leakage Current





FIGURE 3. "OFF" Channel Leakage Current








FIGURE 4.  $t_{\text{PHL}}$ ,  $t_{\text{PLH}}$  Propagation Delay Time Signal Input to Signal Output










FIGURE 5.  $t_{\text{PZL}}$ ,  $t_{\text{PLZ}}$  Propagation Delay Time Control to Signal Output











FIGURE 6.  $t_{\rm PZH}$ ,  $t_{\rm PHZ}$  Propagation Delay Time Control to Signal Output

# AC Test Circuits and Switching Time Waveforms (Continued) FIGURE 7. Frequency Response IN/OUT SWITCHES OUT/IN FIGURE 8. Crosstalk: Control Input to Signal Output $V_{CTL(1)} = V_{CC}$ $\Omega$ 008 OUT SWITCHES $600\Omega$ FIGURE 9. Crosstalk Between Any Two Switches FIN IS A SINE WAVE $V_{CC}/2$ 는 Vcc/2 는 FIGURE 10. Switch OFF Signal Feedthrough Isolation FIN IS A SINE WAVE GND FIGURE 11. Sinewave Distortion

## **Typical Performance Characteristics**










#### **Special Considerations**

In certain applications the external load-resistor current may include both  $V_{CC}$  and signal line components. To avoid drawing  $V_{CC}$  current when switch current flows into





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Package Number M14A



# Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-7.72 4.16 3.2 0.65 0.2 C B A PIN #1 IDENT. LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS - 0.90 <sup>+0.15</sup> 1.2 MAX r 0.09-0.20 -C-L <sub>0.10±0.05</sub> 0.65 12.00° TOP & BOTTOM R0.09 MIN-GAGE PLANE 0.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. -1.00 R0.09 MIN MTC14RevC3 DETAIL A 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 0.740 - 0.770 (18.80 - 19.56)ก กฤก (2.286) 14 13 12 11 10 9 8 14 13 12 INDEX AREA $0.250 \pm 0.010$ (6.350 ± 0.254) PIN NO. 1 IDENT 1 2 3 4 5 6 7 1 2 3 0.030 MAX $\frac{332}{(2.337)} \text{ DIA}$ (0.762) DEPTH OPTION 1 OPTION 02 $0.135 \pm 0.005$ 0.300 - 0.320 $(3.429 \pm 0.127)$ (7.620 - 8.128)0.145 - 0.200 0.060 4° TYP (1.651) (3.683 - 5.080)\* $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 95° ± 5° 0.020 (0.508) 0.125 - 0.150 $0.075 \pm 0.015$ 0.280 0.014-0.023 TYP (7.112) MIN $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)} \text{ TYP}$ (0.356 - 0.584) $\frac{0.050 \pm 0.010}{(1.270 - 0.254)}$ TYP

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8.255 + 1.016 - 0.381

N14A (REV F)

www.fairchildsemi.com