

SONY

CXK77920TM/YM-11/12/15

262144-word x 9-bit High Speed Synchronous Static RAM


Description

The CXK77920TM/YM is a high speed CMOS synchronous static RAM with common I/O pins, organized as 262144-word-by-9-bit. This synchronous SRAM integrates input registers, high speed SRAM and output registers onto a single monolithic IC. All input signals are latched at the positive edge of an external clock (CLK). The RAM data from the previous cycle is presented at the positive edge of the subsequent clock cycle. Write operation is initiated by the positive edge of CLK and is internally self-timed. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals. 90MHz operation is obtained from a single 5V power supply.

Function

There are three possible user transactions with the STRAM: Read operation, write operation and deselect operation.

- The read operation requires $\overline{WE} = \text{"HIGH"}$ and $\overline{OE} = \overline{CE} = \text{"LOW"}$ on the positive edge of CLK. The memory location pointed to by the contents of the Address registers is read internally and the contents of the location are captured in the Data-out registers on the next positive edge of CLK. The state of Data-out will reflect the contents of the Data-out registers.
- The write operation requires $\overline{CE} = \overline{WE} = \text{"LOW"}$ on the positive edge of CLK. The memory location pointed to by the contents of the Address registers is written with the contents of the Data-in registers. The write operation is entirely self-timed, eliminating critical timing edges.
- The deselect cycle requires $\overline{CE} = \text{"HIGH"}$ or $\overline{OE} = \overline{WE} = \text{"HIGH"}$ on the positive edge of CLK. Write operation and internal read operation are disabled during the clock cycle. The data outputs are forced to a high impedance state during the next clock cycle. During the deselect cycle by $\overline{CE} = \text{"HIGH"}$, STRAM turns to power down mode.



Structure

Silicon gate CMOS IC

Features


- Fast cycle time:

	(Cycle)	(Frequency)
CXK77920TM/YM-11	11.0ns	90MHz
CXK77920TM/YM-12	12.5ns	80MHz
CXK77920TM/YM-15	15.0ns	66.7MHz
- Fast clock to data valid

CXK77920TM/YM-11	6.0ns
CXK77920TM/YM-12	6.5ns
CXK77920TM/YM-15	7.0ns
- High speed, low power consumption
- Single +5V power supply: 5V±5%
- Separate output power supply: 3.15 to 5.25V
- Inputs and outputs are TTL compatible (3.3V I/O compatible)
- Common data input and output
- All inputs and outputs are registered on a single clock edge
- Self-timed write cycle
- Package line-up: 400mil, 44 pin TSOP II with 0.8mm pitch




Pin Configuration (Top View)



Pin Description (1)

Symbol	Description
A0 to A17	Address input
I/O0 to I/O8	Data input/output
CLK	Clock
\overline{CE}	Chip enable input
\overline{WE}	Write enable input
\overline{OE}	Output enable input
Vccq	Output power supply
Vcc	+5V power supply
Vss/Vssq	Ground

Block Diagram



Pin Description (2)

CLK (Clock, positive edge triggered)

All timing is controlled by the rising or positive edge of CLK. All synchronous input and output signals are registered on the positive edge of CLK with set-up and hold times referenced to that edge. Since only one edge of CLK is referenced, the duty cycle of CLK is not critical.

A0 to A17 (Address)

The Address inputs are decoded on-chip to select one of 262,144 words. The state of the Address inputs is registered into the Address register on the positive edge of CLK. The Address inputs must be valid during every positive edge with all set-up and hold times referenced to that edge.

I/O0 to I/O8 (Data input/output)

I/O terminals are three-state and data input/output common. The state is defined by the Control block (refer to the truth table on page 4).

The data inputs for write operation must be valid during every positive edge of CLK with all set-up and hold times referenced to that edge. The data outputs are triggered by the positive edge of CLK and the contents of the Output-Registers are presented.

\overline{WE} (Synchronous Write Enable, active low)

\overline{WE} is used to indicate whether a read or write operation is to be performed. \overline{WE} is "LOW" to perform a write operation. \overline{WE} is registered on every positive edge of CLK with set-up and hold times referenced to that edge. The internal timing required to store data into the memory array is self-timed.

\overline{CE} (Synchronous Chip Enable, active low)

\overline{CE} is used to select the Synchronous SRAM when low (or deselect when high). When selected, the Synchronous SRAM will perform a read or write operation (refer to the truth table on page 4). The state of \overline{CE} is registered on every positive edge of CLK with set-up and hold times referenced to that edge.

\overline{OE} (Synchronous Output Enable, active low)

\overline{OE} is used to indicate that a read operation is to be performed. If the Synchronous SRAM is selected, the \overline{OE} is low to perform a read operation (refer to the truth table on page 4). The state of \overline{OE} is registered on every positive edge of CLK with set-up and hold times referenced to that edge.

Absolute Maximum Ratings

(Ta = +25°C, GND = 0V)

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5 to +7.0	V
Input voltage	V _{IN}	-0.5 to V _{CC} +0.5	V
Output voltage	V _O	-0.5 to V _{CC} +0.5	V
Allowable power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to +70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Soldering temperature • time	T _{solder}	235 • 10	°C • sec

Truth Table

CLK	\overline{CE} (tn)	\overline{WE} (tn)	\overline{OE} (tn)	Mode	I/O0 to I/O8	V _{CC} Current
	H	X	X	Deselect	Hi-Z	I _{SB}
	L	H	H	Read	Hi-Z	I _{CC}
	L	H	L	Read	Data out ⁽¹⁾	I _{CC}
	L	L	X	Write	Data in	I _{CC}

NOTES:

1. Data comes out on the next positive edge of CLK.

X: "H" or "L"

DC Recommended Operating Conditions

(Ta = +25°C, GND = 0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.75	5.0	5.25	V
Output supply voltage	V _{CCQ}	3.15	—	5.25	V
Input high voltage	V _{IH}	2.2	—	V _{CC} +0.3	V
Input low voltage	V _{IL}	-0.3 ⁽¹⁾	—	0.8	V

NOTE:1. V_{IL} = -1.5V min. for pulse width less than 1ns.

Electrical Characteristics

DC Characteristics

(VCC = 5V ±5%, GND = 0V, Ta = 0 to +70°C)

Item	Symbol	Test Conditions	Min.	Max.	Unit	
Input leakage current	I _{LI}	V _{IN} = GND to V _{CC}	-1	1	μA	
Output leakage current	I _{LO}	V _O = GND to V _{CC} OE = V _{IH}	-1	1	μA	
Average operating current	I _{CC}	Duty = 100% I _{OUT} = 0mA	Cycle = 90MHz	—	180	mA
			Cycle = 80MHz	—	170	
			Cycle = 66.7MHz	—	160	
Standby current	I _{SB}	OE ≥ V _{IH} Cycle Min, Duty = 100%	—	130	mA	
Output high voltage	V _{OH}	I _{OH} = -2.0mA	2.4	—	V	
Output low voltage	V _{OL}	I _{OL} = 4.0mA	—	0.4	V	

I/O Capacitance

(Ta = +25°C, f = 1MHz)

Item	Symbol	Test Conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	—	5	pF
I/O capacitance	C _{I/O}	V _{I/O} = 0V	—	7	pF


NOTE: This parameter is sampled and is not 100% tested.

AC Characteristics

AC Test Conditions

(VCC = 5V±5%, Ta = 0 to +70°C)

Item	Conditions
Input pulse high level	V _{IH} = 3.0V
Input pulse low level	V _{IL} = 0V
Input rise time	t _r = 3ns
Input fall time	t _f = 3ns
Input reference level	1.5V
Output reference level	1.5V
Output load conditions	Figure 1



*1. Including scope and jig capacitance.

*2. t_{CKHQZ}, t_{CKHQX}

Figure 1

Read Cycle

Item	Symbol	-11		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	tCKHCKH	11	—	12.5	—	15	—	ns
Clock high pulse width	tCKHCKL	3.5	—	4.0	—	5.0	—	ns
Clock low pulse width	tCKLCKH	3.5	—	4.0	—	5.0	—	ns
Clock to data valid	tCKHQV	—	6.0	—	6.5	—	7.0	ns
Address setup to clock high	tAVCKH	2.5	—	2.5	—	3.0	—	ns
Address hold from clock high	tCKHAX	0.5	—	0.5	—	0.5	—	ns
Chip enable setup to clock high	tCEVCKH	2.5	—	2.5	—	3.0	—	ns
Chip enable hold from clock high	tCKHCEX	0.5	—	0.5	—	0.5	—	ns
Output enable setup to clock high	tOEVCKH	2.5	—	2.5	—	3.0	—	ns
Output enable hold from clock high	tCKHOEX	0.5	—	0.5	—	0.5	—	ns
Clock high to output low-Z	tCKHQX ⁽¹⁾	1.5	—	1.5	—	1.5	—	ns
Clock high to output high-Z	tCKHQZ ⁽¹⁾	—	4.5	—	5.0	—	6.0	ns

NOTE:


1. Transition is measured +200mV from steady voltage with specified loading in Figure 1-(2). This parameter is sampled and is not 100% tested.

Write Cycle

Item	Symbol	-11		-12		-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	tCKHCKH	11	—	12.5	—	15	—	ns
Clock high pulse width	tCKHCKL	3.5	—	4.0	—	5.0	—	ns
Clock low pulse width	tCKLCKH	3.5	—	4.0	—	5.0	—	ns
Address setup to clock high	tAVCKH	2.5	—	2.5	—	3.0	—	ns
Address hold from clock high	tCKHAX	0.5	—	0.5	—	0.5	—	ns
Chip enable setup to clock high	tCEVCKH	2.5	—	2.5	—	3.0	—	ns
Chip enable hold from clock high	tCKHCEX	0.5	—	0.5	—	0.5	—	ns
Write enable setup to clock high	tWEVCKH	2.5	—	2.5	—	3.0	—	ns
Write enable hold from clock high	tCKHWEX	0.5	—	0.5	—	0.5	—	ns
Input data setup to clock high	tDVCKH	2.5	—	2.5	—	3.0	—	ns
Input data hold from clock high	tCKHDX	0.5	—	0.5	—	0.5	—	ns

Timing Waveform


Read Cycle




NOTE:

1. Valid data from CLK high is the data from the previous cycle.

Write Cycle: $\overline{OE} = VIH$ or VIL




Read/Write Cycle




Example of Representative Characteristics


Supply Current vs. Supply Voltage




Supply Current vs. Ambient Temperature




Supply Current vs. Frequency



Access Time vs. Load Capacitance



Cycle Time (minimum) / Access Time vs. Supply Voltage



Cycle Time (minimum) / Access Time vs. Ambient Temperature

