



20-BIT BUS SWITCH

IDT74FST163210

FEATURES:


- Bus switches provide zero delay paths
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Hot insertion capability
- Very low power dissipation
- Available in SSOP and TSSOP packages

DESCRIPTION:


The FST163210 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no VCC applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



SSOP/ TSSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	Maximum Continuous Channel Current	128	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc, Control, and Switch terminals.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Typ.	Unit
C _{IN}	Control Input Capacitance		6	pF
C _{I/O}	Switch Input/Output Capacitance	Switch Off	12	pF

NOTES:

1. Capacitance is characterized but not tested.
2. TA = 25°C, f = 1MHz, V_{IN} = 0V, V_{OUT} = 0V.

PIN DESCRIPTION

Pin Names	I/O	Description
xAx	I/O	Bus A
xBx	I/O	Bus B
x \bar{OE}	I	Switch Enable

FUNCTION TABLE⁽¹⁾

1 \bar{OE}	2 \bar{OE}	1A, 1B	2A, 2B	Description
L	L	1A = 1B	2A = 2B	Connect
L	H	1A = 1B	Z	Bank 1 Connect
H	L	Z	2A = 2B	Bank 2 Connect
H	H	Z	Z	Disconnect

NOTE:

1. H = HIGH Voltage Level
- L = LOW Voltage Level
- Z = High-Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
V_{IH}	Control Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs	2	—	—	V
V_{IL}	Control Input LOW Voltage	Guaranteed Logic LOW for Control Inputs	—	—	0.8	V
I_{IH}	Control Input HIGH Current	$V_{CC} = \text{Max.}$	$V_I = V_{CC}$	—	± 1	μA
I_{IL}	Control Input LOW Current		$V_I = \text{GND}$	—	± 1	
I_{OZH}	Current During Bus Switch Disconnect	$V_{CC} = \text{Max.}, V_O = 0$ to 5V	—	—	± 1	μA
I_{OZL}			—	—	± 1	
V_{IK}	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V
I_{OFF}	Switch Power Off Leakage	$V_{CC} = 0\text{V}, V_{IN}$ or $V_O \leq 5.5\text{V}$	—	—	± 1	μA
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}, V_{IN} = \text{GND}$ or V_{CC}	—	0.1	3	μA

BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
R_{ON}	Switch On Resistance ⁽²⁾	$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 64\text{mA}$	—	5	7	Ω
		$V_{CC} = \text{Min.}, V_{IN} = 0\text{V}, I_{ON} = 30\text{mA}$	—	5	7	
		$V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	8	15	
I_{OS}	Short Circuit Current, A to B ⁽³⁾	$A(B) = 0\text{V}, B(A) = V_{CC}$		100	—	mA

NOTES:

1. Typical values are at $V_{CC} = 5.0\text{V}$, $+25^\circ\text{C}$ ambient.
2. The voltage drop between the indicated ports divided by the current through the switch.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ^(4,5)	$V_{CC} = \text{Max.}$ One Enable Pin Toggling 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	120	160
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ One Enable Pin Toggling $f_i = 10\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	1.2	1.6	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	1.5	2.4	
		$V_{CC} = \text{Max.}$ Two Enable Pins Toggling $f_i = 10\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	2.4	3.2	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	2.9	4.7	

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$
2. Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND . Switch inputs do not contribute to ΔI_{CC} .
4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency. Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. $C_{PD} = I_{CCD}/V_{CC}$
6. $C_{PD} = \text{Power Dissipation Capacitance}$
6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
- $I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD}$ ($f_i N$)
- I_{CC} = Quiescent Current
- ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
- D_H = Duty Cycle for TTL Inputs High
- N_T = Number of TTL Inputs at D_H
- I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- f_i = Control Input Frequency
- N = Number of Control Inputs Toggling at f_i

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:


Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0V \pm 10\%$

Symbol	Description ⁽¹⁾	$V_{CC} = 5V \pm 10\%$			$V_{CC} = 4V$	Unit
		Min.	Typ.	Max.	Max.	
t_{PLH}	Data Propagation Delay A to B, B to A ⁽²⁾	—	—	0.25	0.25	ns
t_{PHL}	Switch CONNECT Delay \overline{OE} to A or B	1.5	—	6.5	—	ns
t_{PZH}	Switch DISCONNECT Delay \overline{OE} to A or B	1.5	—	5.5	—	ns
t_{PLZ}	Charge Injection During Switch DISCONNECT \overline{OE} to A or B ⁽³⁾	—	1.5	—	—	pC

NOTES:

1. See test circuits and waveforms.
2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.
3. $|Q_{ci}|$ is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. $|Q_{dc}|$ is the charge injection for a multiplexer as the multiplexed port switches from one path to another. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs


SWITCH POSITION

Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




Charge Injection

NOTES:


1. Select is used with multiplexers for measuring IQdcil during multiplexer select. During all other tests Enable is used.
2. Used with multiplexers to measure IQccl only.
3. Charge Injection = $\Delta V_{OUT} \cdot C_L$, with Enable toggling for IQccl or Select toggling for IQdcil. ΔV_{OUT} is the change in Vout and is measured with a $10\text{M}\Omega$ probe.




Pulse Width



Propagation Delay



Set-up, Hold, and Release Times



Enable and Disable Times

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.

ORDERING INFORMATION

IDT XX FST XXX XXX X
Temp. Range Family Device Type Package



DATA SHEET DOCUMENT HISTORY

5/21/2002 Removed TVSOP package



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
(408) 654-6459