

March 1999 Revised June 2002

# 74LVT16244 • 74LVTH16244 Low Voltage16-Bit Buffer/Line Driver with 3-STATE Outputs

## **General Description**

The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus oriented transmitter/receiver. The device is nibble controlled. Individual 3-STATE control inputs can be shorted together for 8-bit or 16-bit operation.

The LVTH16244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs

These buffers and line drivers are designed for low-voltage (3.3V) V $_{CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16244 and LVTH16244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation

### **Features**

- Input and output interface capability to systems at 5V V<sub>CC</sub>
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16244), also available without bushold feature (74LVT16244).
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 16244
- Latch-up performance exceeds 500 mA
- ESD performance:

Human-body model >2000V

Machine model >200V

Charged-drive model >1000V

 Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


## **Ordering Code:**

Order Number	Package Number	Package Description
74LVT16244G (Note 1)(Note 2)	BGA54A (Preliminary)	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVT16244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVT16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
74LVTH16244G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide
74LVTH16244MEA (Note 2)	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LVTH16244MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 1: Ordering code "G" indicates Trays.

Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code


## **Logic Symbol**




© 2002 Fairchild Semiconductor Corporation

DS500151

## **Connection Diagrams**



Pin Assignment for FBGA



(Top Thru View)

## **Logic Diagram**

## **Pin Descriptions**

Pin Names	Description
OE <sub>n</sub> I <sub>0</sub> -I <sub>15</sub> O <sub>0</sub> -O <sub>15</sub> NC	Output Enable Inputs (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs
NC	No Connect

## **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	OE <sub>2</sub>	NC	I <sub>0</sub>
В	O <sub>2</sub>	O <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	l <sub>3</sub>	I <sub>4</sub>
D	O <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
E	O <sub>8</sub>	O <sub>7</sub>	GND	GND	l <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	I <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
Н	O <sub>14</sub>	O <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	O <sub>15</sub>	NC	OE <sub>4</sub>	OE <sub>3</sub>	NC	I <sub>15</sub>

## **Truth Table**

outs	Outputs
I <sub>0</sub> -I <sub>3</sub>	O <sub>0</sub> -O <sub>3</sub>
L	L
Н	Н
X	Z
outs	Outputs
I <sub>4</sub> –I <sub>7</sub>	O <sub>4</sub> -O <sub>7</sub>
L	L
Н	Н
X	Z
outs	Outputs
I <sub>8</sub> –I <sub>11</sub>	O <sub>8</sub> -O <sub>11</sub>
L	L
Н	Н
X	Z
outs	Outputs
I <sub>12</sub> -I <sub>15</sub>	O <sub>12</sub> -O <sub>15</sub>
L	L
Н	Н
X	Z
	I <sub>0</sub> -I <sub>3</sub>

H = High Voltage Level

## **Functional Description**

The LVT16244 and LVTH16244 contain sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4-bits) controlled with each nibble functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation.

L = Low Voltage Level

X = Immaterial

Z = High Impedance

Symbol	Parameter	Value	Conditions	Units
V <sub>CC</sub>	Supply Voltage	-0.5 to +4.6		V
V <sub>I</sub>	DC Input Voltage	-0.5 to +7.0		V
Vo	Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 4)	7 V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
Io	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State	mA
		128	V <sub>O</sub> > V <sub>CC</sub> Output at LOW State	T IIIA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±64		mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±128		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I <sub>OH</sub>	HIGH Level Output Current		-32	mA
I <sub>OL</sub>	LOW Level Output Current		64	mA
T <sub>A</sub>	Free Air Operating Temperature	-40	+85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 4: Io Absolute Maximum Rating must be observed.

## **DC Electrical Characteristics**

Symbol	Parameter		V <sub>CC</sub>	T <sub>A</sub> = -40°C	C to +85°C	Units	Conditions
Symbol	Paramete	raiametei		Min	Max	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
V <sub>IL</sub>	Input LOW Voltage	Input LOW Voltage			0.8	V	$V_O \ge V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7-3.6	V <sub>CC</sub> - 0.2			$I_{OH} = -100  \mu A$
			2.7	2.4		V	$I_{OH} = -8 \text{ mA}$
			3.0	2.0			$I_{OH} = -32 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2		$I_{OL} = 100 \mu\text{A}$
			2.7		0.5		I <sub>OL</sub> = 24 mA
					0.4	V	I <sub>OL</sub> = 16 mA
			3.0		0.5		I <sub>OL</sub> = 32 mA
			3.0		0.55		I <sub>OL</sub> = 64 mA
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μΑ	$V_1 = 0.8V$
(Note 5)			3.0	-75			V <sub>I</sub> = 2.0V
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μА	(Note 6)
(Note 5)	Current to Change State		3.0	-500			(Note 7)
l <sub>l</sub>	Input Current		3.6		10		$V_1 = 5.5V$
		Control Pins	3.6		±1	μА	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μΑ	$V_I = 0V$
		Data Filis	3.0		1		$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power Up/Down		0 – 1.5V		±100	μА	V <sub>O</sub> = 0.5V to 3.0V
	3-STATE Current		0 - 1.50		±100	μΑ	$V_I = GND \text{ or } V_{CC}$
I <sub>OZL</sub>	3-STATE Output Leakage C	urrent	3.6		-5	μΑ	V <sub>O</sub> = 0.5V
l <sub>ozh</sub>	3-STATE Output Leakage C	urrent	3.6		5	μΑ	V <sub>O</sub> = 3.0V
I <sub>OZH</sub> +	3-STATE Output Leakage C	urrent	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$

## DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
- Cyllibor	r drameter	(V)	Min	Max	011113	Conditions	
I <sub>CCH</sub>	Power Supply Current	3.6		0.19	mA	Outputs High	
I <sub>CCL</sub>	Power Supply Current	3.6		5.0	mA	Outputs Low	
I <sub>CCZ</sub>	Power Supply Current	3.6		0.19	mA	Outputs Disabled	
I <sub>CCZ</sub> +	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ ,	
						Outputs Disabled	
$\Delta I_{CC}$	Increase in Power Supply Current	3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V	
	(Note 8)					Other Inputs at V <sub>CC</sub> or GND	

Note 5: Applies to bushold versions only (LVTH16244).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

 $\textbf{Note 8:} \ \text{This is the increase in supply current for each input that is at the specified voltage level rather than $V_{CC}$ or $GND$.}$ 

## **Dynamic Switching Characteristics** (Note 9)

Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ $T_A = 25^{\circ}C$		T <sub>A</sub> = 25°C		Conditions
Cymbol	r arameter	(V)	Min	Тур	Max	Onito	$\textbf{C}_{\textbf{L}} = \textbf{50} \ \textbf{pF}, \ \textbf{R}_{\textbf{L}} = \textbf{500} \Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 10)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic VOL	3.3		-0.8		V	(Note 10)

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

## **AC Electrical Characteristics**


Symbol						
	Parameter	V <sub>CC</sub> = 3.	3V ± 0.3V	$R_L = 500\Omega$	Units	
ı		Min	Max	Min	Max	1
t <sub>PLH</sub>	Propagation Delay Data to Output	1.2	3.5	1.2	3.9	
t <sub>PHL</sub>		1.2	3.5	1.2	3.9	ns
t <sub>PZH</sub>	Output Enable Time	1.2	4.0	1.2	5.0	ns
t <sub>PZL</sub>		1.2	5.0	1.2	6.5	lia
t <sub>PHZ</sub>	Output Disable Time	2.0	4.7	2.0	5.2	20
t <sub>PLZ</sub>		1.5	4.2	1.5	4.4	ns
toshl	Output to Output Skew		1.0		1.0	ns
toslh	(Note 11)		1.0		1.0	115

Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toSHL) or LOW-to-HIGH (toSLH).

## Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0V$ , $V_I = 0V$ or $V_{CC}$	4	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$ , $V_O = 0V$ or $V_{CC}$	8	pF

Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.





#### NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
  B. ALL DIMENSIONS IN MILLIMETERS
- D. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
  .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
  D. DRAWING CONFORMS TO ASME Y14.5M-1994

## BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A





# 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com