



May 2002 Revised May 2002 '4LVXZ161284 Low Voltage

IEEE

161284 Translating Transceiver with Power-Up Protection

# 74LVXZ161284 Low Voltage IEEE 161284 Translating Transceiver with Power-Up Protection

### **General Description**

The LVXZ161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm$  14 mA) and are connected to a separate power supply pin (V<sub>CC-Cable</sub>) that allows these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, the C inputs and the B and Y outputs on the cable side contain internal pull-up resistors connected to the V<sub>CC-Cable</sub> supply to provide proper input termination and pull-ups for open drain output mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the  $A_1-A_8/B_1-B_8$  transceiver pins.

This device also has an added power-up protection feature which forces the Y outputs  $(Y_9 - Y_{13})$  to a high state after power-on until one of the associated inputs  $(A_9 - A_{13})$  goes HIGH. When an associated input  $(A_9 - A_{13})$  goes HIGH, all Y outputs  $(Y_9 - Y_{13})$  are activated.

### Features

- Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- C inputs and B, Y outputs on cable side have internal 1.4 kΩ pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices
- Power-up protection prevents errors when the printer is powered on but no valid signal is at the input pins (A<sub>9</sub> - A<sub>13</sub>).


## **Ordering Code**

Package Number	Package Description
MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [RAIL]
MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide [TAPE and REEL]
MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [RAIL]
MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide [TAPE and REEL]
EE J	pzsc.co
	MS48A MS48A MTD48 MTD48



# 74LVXZ161284

Logic Symbol




Pin Names	Description
HD	High Drive Enable Input (Active HIGH)
DIR	Direction Control Input
A <sub>1</sub> -A <sub>8</sub>	Inputs or Outputs
B <sub>1</sub> –B <sub>8</sub>	Inputs or Outputs
A <sub>9</sub> -A <sub>13</sub>	Inputs
Y <sub>9</sub> -Y <sub>13</sub>	Outputs
A <sub>14</sub> -A <sub>17</sub>	Outputs
C <sub>14</sub> -C <sub>17</sub>	Inputs
PLHIN	Peripheral Logic HIGH Input
PLH	Peripheral Logic HIGH Output
HLHIN	Host Logic HIGH Input
HLH	Host Logic HIGH Output

A<sub>17</sub> PLHin HLH

C<sub>17</sub> PLH HLHin

Inputs		Outputs
DIR	HD	
L	L	$B_1 - B_8$ Data to $A_1 - A_8$ , and
		A <sub>9</sub> -A <sub>13</sub> Data to Y <sub>9</sub> -Y <sub>13</sub> (Note 1)
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
		PLH Open Drain Mode
L	Н	$B_1 - B_8$ Data to $A_1 - A_8$ , and
		$A_9-A_{13}$ Data to $Y_9-Y_{13}$
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
н	L	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub> (Note 2)
		$A_9$ - $A_{13}$ Data to $Y_9$ - $Y_{13}$ (Note 1)
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>
		PLH Open Drain Mode
н	Н	A <sub>1</sub> -A <sub>8</sub> Data to B <sub>1</sub> -B <sub>8</sub>
		$A_9-A_{13}$ Data to $Y_9-Y_{13}$
		C <sub>14</sub> -C <sub>17</sub> Data to A <sub>14</sub> -A <sub>17</sub>

Note 1:  $Y_9-Y_{13}$  Open Drain Outputs with 1.4 k $\Omega$  pullups Note 2:  $\mathsf{B}_1\text{--}\mathsf{B}_8$  Open Drain Outputs with 1.4 k $\Omega$  pullups



Absolute Maximum Rati	ngs(Note 3)	Recommended Operating	l
Supply Voltage		Conditions	
V <sub>CC</sub>	-0.5V to +4.6V	Supply Voltage	
V <sub>CC—Cable</sub>	-0.5V to +7.0V	V <sub>CC</sub>	3.0V to 3.6V
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V <sub>CC</sub> —Cable	3.0V to 5.5V
Input Voltage (V <sub>I</sub> )—(Note 4)		DC Input Voltage (VI)	0V to V <sub>CC</sub>
A <sub>1</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , DIR, HD	–0.5V to $V_{CC}$ + 0.5V	Open Drain Voltage (V <sub>O</sub> )	0V to 5.5V
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-0.5V to +5.5V (DC)	Operating Temperature $(T_A)$	-40°C to +85°C
B <sub>1</sub> –B <sub>8</sub> , C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	-2.0V to +7.0V*		
	*40 ns Transient		
Output Voltage (V <sub>O</sub> )			
A <sub>1</sub> -A <sub>8</sub> , A <sub>14</sub> -A <sub>17</sub> , HLH	–0.5V to $V_{CC}$ +0.5V		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-0.5V to +5.5V (DC)		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	-2.0V to +7.0V*		
	*40 ns Transient		
DC Output Current (I <sub>O</sub> )			
A <sub>1</sub> –A <sub>8</sub> , HLH	±25 mA		
$B_1 - B_8, Y_9 - Y_{13}$	±50 mA		
PLH (Output LOW)	84 mA		
PLH (Output HIGH)	–50 mA		
Input Diode Current (I <sub>IK</sub> )—(Note 4) DIR, HD, A <sub>9</sub> –A <sub>13</sub> , PLH, HLH, C <sub>14</sub> –C <sub>17</sub>	–20 mA		
Output Diode Current (I <sub>OK</sub> )			
A <sub>1</sub> –A <sub>8</sub> , A <sub>14</sub> –A <sub>17</sub> , HLH	±50 mA		
B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	–50 mA		
DC Continuous V <sub>CC</sub> or Ground Current	±200 mA		
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	Note 3: Absolute maximum ratings are values beyon may be damaged or have its useful life impaired. Fairc	
ESD		mend operation outside the databook specifications.	
Human Body Model	4000V	Note 4: Either voltage limit or current limit is sufficient	to protect inputs.
Machine Model	200V		
Charged Device Model	2000V		

# **DC Electrical Characteristics**

74LVXZ161284

	Parameter		v	V <sub>CC—Cable</sub> (V)	$\mathbf{T}_{\mathbf{A}} = 0^{\circ}\mathbf{C}$	$T_A = -40^{\circ}C$		
Symbol			V <sub>CC</sub> (V)		to +70°C	to +85°C	Units	Conditions
			. ,	( )	Guaranteed Limits		1	
V <sub>IK</sub>	Input Clamp		3.0	3.0	-1.2	-1.2	V	I <sub>i</sub> = -18 mA
	Diode Voltage							
V <sub>IH</sub>	Minimum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	2.0	2.0		
	HIGH Level	Cn	3.0-3.6	3.0-5.5	2.3	2.3	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	2.6	2.6		
VIL	Maximum	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.0-3.6	3.0-5.5	0.8	0.8		
	LOW Level	Cn	3.0-3.6	3.0-5.5	0.8	0.8	V	
	Input Voltage	HLH <sub>IN</sub>	3.0-3.6	3.0-5.5	1.6	1.6		
ΔV <sub>T</sub>	Minimum Input	A <sub>n</sub> , B <sub>n</sub> , PLH <sub>IN</sub> , DIR, HD	3.3	5.0	0.4	0.4		$V_{T}^{+} - V_{T}^{-}$
	Hysteresis	Cn	3.3	5.0	0.8	0.8	V	$V_T^+ - V_T^-$
		HLH <sub>IN</sub>	3.3	5.0	0.2	0.2		$V_T^+ - V_T^-$
V <sub>OH</sub>	Minimum HIGH	A <sub>n</sub> , HLH	3.0	3.0	2.8	2.8		$I_{OH} = -50 \ \mu A$
	Level Output		3.0	3.0	2.4	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	2.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	2.23	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1	3.1	1	I <sub>OH</sub> = -500 μA

Symbol	Par	ameter	v <sub>cc</sub>	V <sub>CC-Cable</sub>	T <sub>A</sub> = 0°C to +70°C	T <sub>A</sub> = −40°C to +85°C	Units	Conditions
Symbol	Fai	ameter	(V)	(V)		ed Limits	Units	Conditions
Vol	Maximum LOW	A <sub>n</sub> , HLH	3.0	3.0	0.2	0.2		I <sub>OL</sub> = 50 μA
· OL	Level Output	, m, <b>_</b>	3.0	3.0	0.4	0.4		$I_{OL} = 4 \text{ mA}$
	Voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	3.0	0.8	0.8	-	I <sub>OL</sub> = 14 mA
	voltage	B <sub>n</sub> , Y <sub>n</sub>	3.0	4.5	0.77	0.77	V	$I_{OL} = 14 \text{ mA}$
		PLH	3.0	4.5	0.85	0.95	-	$I_{OL} = 84 \text{ mA}$
		PLH		4.5		0.95	-	
5			3.0		0.8			I <sub>OL</sub> = 84 mA
R <sub>D</sub>	Maximum Output	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	3.3	3.3	60	60		(Note 5)(Note 7
	Impedance		3.3	5.0	55	55	Ω	
	Minimum Output	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub>	3.3	3.3	30	30		(Note 5)(Note 7
	Impedance		3.3	5.0	35	35		· // ·
R <sub>P</sub>	Maximum Pull-Up	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13,</sub>	3.3	3.3	1650	1650	Ω	
	Resistance	C <sub>14</sub> - C <sub>17</sub>	3.3	5.0	1650	1650		
	Minimum Pull-Up	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub>	3.3	3.3	1150	1150	Ω	
	Resistance	C <sub>14</sub> - C <sub>17</sub>	3.3	5.0	1150	1150	22	
I <sub>IH</sub> Maximum Input Current in	Maximum Input	A <sub>9</sub> - A <sub>13</sub> , PLH <sub>IN</sub> ,	3.6	3.6	1.0	1.0		$V_{I} = 3.6V$
	Current in	HD, DIR, HLH <sub>IN</sub>	3.0	3.0	1.0	1.0		v <sub>1</sub> = 3.6v
	HIGH State	C <sub>14</sub> - C <sub>17</sub>	3.6	3.6	50.0	50.0	μA	V <sub>I</sub> = 3.6V
		C <sub>14</sub> -C <sub>17</sub>	3.6	5.5	100	100		$V_1 = 5.5V$
IIL	Maximum Input	A <sub>9</sub> - A <sub>13</sub> , PLH <sub>IN</sub> ,						
	Current in	HD, DIR, HLH <sub>IN</sub>	3.6	3.6	-1.0	-1.0	μA	$V_I = 0.0V$
	LOW State	C <sub>14</sub> - C <sub>17</sub>	3.6	3.6	-3.5	-3.5		
		C <sub>14</sub> - C <sub>17</sub>	3.6	5.5	-5.0	-5.0	mA	$V_I = 0.0V$
I <sub>OZH</sub>	Maximum Output	A <sub>1</sub> - A <sub>8</sub>	3.6	3.6	20	20		V <sub>O</sub> = 3.6V
020	Disable Current	B <sub>1</sub> - B <sub>8</sub>	3.6	3.6	50	50	μA	V <sub>O</sub> = 3.6V
	(HIGH)	B <sub>1</sub> - B <sub>8</sub>	3.6	5.5	100	100	μ.	$V_0 = 5.5V$
I <sub>OZL</sub>	Maximum	A <sub>1</sub> - A <sub>8</sub>	3.6	3.6	-20	-20	μA	V0 = 3.3V
'OZL	Output Disable	B <sub>1</sub> - B <sub>8</sub>	3.6	3.6	-3.5	-3.5	μΛ	$\lambda = 0.0 \lambda$
				5.5			mA	$V_{O} = 0.0V$
	Current (LOW)	B <sub>1</sub> - B <sub>8</sub>	3.6		-5.0	-5.0		)/ E E)/
I <sub>OZPU</sub>	Maximum Power-Up	Y <sub>9</sub> - Y <sub>13</sub>	0 to 1.5	0 to 1.5	350	350	μA	V <sub>O</sub> = 5.5V
	Disable Current	B <sub>1</sub> - B <sub>8</sub>	(Note 8)	(Note 8)	-5	-5	mA	V <sub>O</sub> = 0.0V
IOZPD	Maximum Power-Down	9 13	0 to 1.5	0 to 1.5	350	350	μA	V <sub>O</sub> = 5.5V
	Disable Current	B <sub>1</sub> - B <sub>8</sub>	(Note 8)	(Note 8)	-5	-5	mA	$V_{O} = 0.0V$
IOFF	Power Down	B <sub>1</sub> - B <sub>8</sub> , Y <sub>9</sub> - Y <sub>13</sub> ,	0.0	0.0	100	100	μA	V <sub>O</sub> = 5.5V
	Output Leakage	PLH						0
I <sub>OFF</sub>	Power Down	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	0.0	100	100	μA	$V_{I} = 5.5V$
	Input Leakage	0 <sub>14</sub> -0 <sub>17</sub> , TENIN	0.0	0.0	100	100	μΛ	v] = 3.5 v
OFF-ICC	Power Down		0.0	0.0	250	250	μA	(Note 6)
	Leakage to V <sub>CC</sub>		0.0	0.0	200	200	μΑ	
OFF-ICC2	Power Down Leakage		0.0	0.0	250	250		(Nata C)
	to V <sub>CC-Cable</sub>		0.0	0.0	250	250	μA	(Note 6)
сс	Maximum Supply	ł – – – – – – – – – – – – – – – – – – –	3.6	3.6	45	45	mA	$V_I = V_{CC}$ or GN

74LVXZ161284

Т

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to  $V_{CC}$  or  $V_{CC-Cable}$  is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>-B<sub>8</sub>, Y<sub>9</sub>-Y<sub>13</sub>, PLH, C<sub>14</sub>-C<sub>17</sub> and HLH<sub>IN</sub>) to 5.5V and measuring the resulting I<sub>CC</sub> or I<sub>CC-Cable</sub>.

Note 7: This parameter is guaranteed but not tested, characterized only.

Note 8: Connect all V<sub>CC</sub> pins and V<sub>CC-Cable</sub> pins when forcing voltage applied, DIR = HD = 0V.

4	
ò	
28	
<u> </u>	
9	_
~	
N	
×	
S	
<b>-</b>	
4	
N.	t

		T <sub>A</sub> = 0°C	to +70°C	T <sub>A</sub> = -40°			
	_	V <sub>CC</sub> = 3	.0V–3.6V	V <sub>CC</sub> = 3		Figure	
Symbol	Parameter	V <sub>CC—Cable</sub>	= 3.0V–5.5V	V <sub>CC-Cable</sub>	Units	Numbe	
		Min	Max	Min	Max	_	
t <sub>PHL</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PLH</sub>	A <sub>1</sub> -A <sub>8</sub> to B <sub>1</sub> -B <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHL</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> to A <sub>1</sub> -A <sub>8</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PHL</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PLH</sub>	A <sub>9</sub> -A <sub>13</sub> to Y <sub>9</sub> -Y <sub>13</sub>	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHL</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PLH</sub>	C <sub>14</sub> -C <sub>17</sub> to A <sub>14</sub> -A <sub>17</sub>	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>SKEW</sub>	LH-LH or HL-HL		10.0		12.0	ns	(Note 10
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 2
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	40.0	2.0	44.0	ns	Figure 3
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	40.0	2.0	44.0	ns	Figure 4
t <sub>PHZ</sub>	Output Disable Time	2.0	15.0	2.0	18.0	ns	Figure 8
t <sub>PLZ</sub>	DIR to A1-A8	2.0	15.0	2.0	18.0	115	
t <sub>PZH</sub>	Output Enable Time	2.0	50.0	2.0	50.0	ns	Figure 9
t <sub>PZL</sub>	DIR to A <sub>1</sub> -A <sub>8</sub>	2.0	50.0	2.0	50.0	115	i igule s
t <sub>PHZ</sub>	Output Disable Time	2.0	50.0	2.0	50.0	ns	Figure 10
t <sub>PLZ</sub>	DIR to B <sub>1</sub> -B <sub>8</sub>	2.0	50.0	2.0	50.0	115	i igule i
t <sub>pEN</sub>	Output Enable Time	2.0	25.0	2.0	28.0	ns	Figure
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	115	i igule .
t <sub>pDIS</sub>	Output Disable Time	2.0	25.0	2.0	28.0	ns	Figure
	HD to B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	2.0	25.0	2.0	28.0	113	i iguie (
t <sub>pEN</sub> -t <sub>pDIS</sub>	Output Enable-		10.0		12.0	ns	
	Output Disable						
t <sub>SLEW</sub>	Output Slew Rate						
t <sub>PLH</sub>	B <sub>1</sub> -B <sub>8</sub> , Y <sub>9</sub> -Y <sub>13</sub>	0.05	0.40	0.05	0.40	V/ns	Figure 6
t <sub>PHL</sub>		0.05	0.40	0.05	0.40		Figure 5
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub>		120		120	ne	ns Figure
	B <sub>1</sub> -B <sub>8</sub> (Note 9),		120		120	115	(Note 11
	Y <sub>9</sub> -Y <sub>13</sub> (Note 9)						

Note 9: Open Drain

Note 10: t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i)  $\mathsf{A}_1\text{-}\mathsf{A}_8$  to  $\mathsf{B}_1\text{-}\mathsf{B}_8,$   $\mathsf{A}_9\text{-}\mathsf{A}_{13}$  to  $\mathsf{Y}_9\text{-}\mathsf{Y}_{13}$ 

(ii)  $B_1 - B_8$  to  $A_1 - A_8$ 

(iii) C<sub>14</sub>-C<sub>17</sub> to A<sub>14</sub>-A<sub>17</sub>


Note 11: This parameter is guaranteed but not tested, characterized only.

### Capacitance


Symbol	Parameter	Тур	Units	Conditions
C <sub>IN</sub>	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A <sub>9</sub> –A <sub>13</sub> , C <sub>14</sub> –C <sub>17</sub> , PLH <sub>IN</sub> and HLH <sub>IN</sub> )
CI/O (Note 12)	I/O Pin Capacitance	5	pF	V <sub>CC</sub> = 3.3V


Note 12: C<sub>I/O</sub> is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012


www.fairchildsemi.com





74LVXZ161284











www.fairchildsemi.com

user.