

June 1997

Revised March 1999

#### =AIRCHIL SEMICONDUCTOR

# **74VHCT04A Hex Inverter**

#### **General Description**

The VHCT04A is an advanced high speed CMOS Inverter fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

The internal circuit is composed of 3 stages including buffer output, which provide high noise immunity and stable output.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with  $V_{CC}$  = 0V. These circuits prevent device destruction due to mismatched supply and input/ output voltages. This device can be used to interface 3V to

5V systems and two supply systems such as battery backup.

**4VHCT04A** Hex Inverte

#### Features


- High speed: t<sub>PD</sub> = 4.7 ns (typ) at T<sub>A</sub> = 25°C
- High noise immunity: V<sub>IH</sub> = 2.0V, V<sub>IL</sub> = 0.8V
- Power down protection is provided on all inputs and W.DZS outputs
- Low noise: V<sub>OLP</sub> = 1.0V (max)
- Low power dissipation:  $I_{CC} = 2 \,\mu A \,(max) @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT04

# Ordering Code:


Order Number	Package Number	Package Description
74VHCT04AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHCT04ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT04AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT04AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Logic Symbol



## **Connection Diagram**



**Truth Table** 

Pin	Descriptions

Pin Names	Description
A <sub>n</sub>	Inputs
Ōn	Outputs

A	ō
L	н
н	L



www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

#### **Recommended Operating** Conditions (Note 5)

-0.5V to +7.0V
-0.5V to +7.0V
SV to $V_{CC}$ + 0.5V
-0.5V to 7.0V
–20 mA
±20 mA
±25 mA
±50 mA
-65°C to +150°C
260°C

( ,	
Supply Voltage (V <sub>CC</sub> )	4.5V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	
(Note 2)	0V to V <sub>CC</sub>
(Note 3)	0V to 5.5V
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V
Note 1: Absolute Maximum Ratings are value may be damaged or have its useful life impaire	

tions should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading var-ables. Fairchild does not recommend operation outside databook specifications.

Note 2: HIGH or LOW state.  $I_{\mbox{OUT}}$  absolute maximum rating must be observed.

Note 3:  $V_{CC} = 0V$ .

Note 4:  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$  (Outputs Active) Note 5: Unused inputs must be held HIGH or LOW. They may not float.

## **DC Electrical Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
			Min	Тур	Max	Min	Max	Units		nutions
VIH	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		v		
VIL	LOW Level	4.5			0.8		0.8	V		
	Input Voltage	5.5			0.8		0.8	v		
V <sub>OH</sub>	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IL}$	$I_{OH} = -50 \ \mu A$
	Output Voltage	4.5	3.94			3.80		V	İ	I <sub>OH</sub> = -8 mA
V <sub>OL</sub>	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \ \mu A$
	Output Voltage	4.5			0.36		0.44	V	1	$I_{OL} = 8 \text{ mA}$
I <sub>IN</sub>	Input Leakage Current	0 - 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I <sub>CC</sub>	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$	or GND
ICCT	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	V <sub>IN</sub> = 3.4V Other Inpu	ts = V <sub>CC</sub> or GND
I <sub>OFF</sub>	Output Leakage Current (Power Down State)	0.0			0.5		5.0	μA	V <sub>OUT</sub> = 5.5	/

#### **Noise Characteristics**

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> =	25°C	Units	Conditions	
	i alameter		Тур	Limits	Onita		
V <sub>OLP</sub> (Note 6)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.8	1.0	V	$C_L = 50 \text{ pF}$	
V <sub>OLV</sub> (Note 6)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.8	1.0	V	C <sub>L</sub> = 50 pF	
V <sub>IHD</sub> (Note 6)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	$C_L = 50 \text{ pF}$	
V <sub>ILD</sub> (Note 6)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF	


Note 6: Parameter guaranteed by design.


# **AC Electrical Characteristics**


Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
			Min	Тур	Max	Min	Max	Units	Conditions
t <sub>PHL</sub>	Propagation Delay	$5.0 \pm 0.5$		4.7	6.7	1.0	7.5	ns	$C_L = 15 \text{ pF}$
t <sub>PLH</sub>		5.0 ± 0.5		5.5	7.7	1.0	8.5		$C_L = 50 \text{ pF}$
CIN	Input Capacitance			4	10		10	pF	V <sub>CC</sub> = OPEN
C <sub>PD</sub>	Power Dissipation			11				pF	(Note 7)
	Capacitance			(1				μr	

Note 7:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/6$  (per gate).

# 74VHCT04A







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.