

March 1997

Revised March 1999



SEMICONDUCTOR

### 74VHCT244A Octal Buffer/Line Driver with 3-STATE Outputs

#### **General Description**

The VHCT244A is an advanced high speed CMOS octal bus transceiver fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The VHCT244A is a non-inverting 3-STATE buffer having two active-LOW output enables. This device is designed to be used as 3-STATE memory address drivers, clock drivers, and bus oriented transmitter/ receivers.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. These circuits prevent device destruction

due to mismatched supply and input/output voltages. This device can be used to interface 5V to 3V systems and two supply systems such as battery back up. Note 1: Outputs in OFF-State


#### Features

- High Speed: t<sub>PD</sub> = 5.9 ns (typ) at V<sub>CC</sub> = 5V
- Power down protection is provided on inputs and outputs
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)} @ T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT244


#### **Ordering Code:**

74VHCT244AM M20B 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide   74VHCT244ASJ M20D 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide   74VHCT244AMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm   74VHCT244AN N20A 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74VHCT244AMTC MTC20 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
<b>5 ( 1 )</b>
74//HCT2444NI N20A 20 Load Plastic Dual In Line Package (PDIP) JEDEC MS 001 0 300 Wide
TAVITOTZ44AN NZOA ZO-Lead Flastic Dual-III-LITE Fackage (FDIF), JEDEC M3-001, 0.300 Wide

#### Logic Symbol



#### **Connection Diagram**



#### **Pin Descriptions**

W W	Pin Names	Description			
	$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs			
	I <sub>0</sub> –I <sub>7</sub>	Inputs			
	0 <sub>0</sub> –0 <sub>7</sub>	3-STATE Outputs			





# 74VHCT244A

#### **Truth Tables**

·					
Inp	uts	Outputs			
OE <sub>1</sub>	I <sub>n</sub>	(Pins 12, 14, 16, 18)			
L	L	L			
L	Н	Н			
н	Х	Z			
Inp	uts	Outputs			
		Outputs			
OE <sub>2</sub>	I <sub>n</sub>	(Pins 3, 5, 7, 9)			
OE <sub>2</sub>	I <sub>n</sub> L				
OE2   L   L	In L H				

H = HIGH Voltage Level L = LOW Voltage Level I = Immaterial Z = High Impedance

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-0.5V to +7.0V
DC Output Voltage (V <sub>OUT</sub> )	
(Note 3)	$-0.5 V$ to $V_{CC} + 0.5 V$
(Note 4)	-0.5V to +7.0V
Input Diode Current (I <sub>IK</sub> )	–20 mA
Output Diode Current (I <sub>OK</sub> ) (Note 5)	±20 mA
DC Output Current (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> /GND Current (I <sub>CC</sub> )	±75 mA
Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

### Recommended Operating Conditions (Note 6)

Supply Voltage (V <sub>CC</sub> )	4.5V to +5.5V
Input Voltage (V <sub>IN</sub> )	0V to +5.5V
Output Voltage (V <sub>OUT</sub> )	
(Note 3)	0V to V <sub>CC</sub>
(Note 4)	0V to +5.5V
Operating Temperature (T <sub>OPR</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time $(t_r, t_f)$	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V

74VHCT244A

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state.  ${\rm I}_{\rm OUT}$  absolute maximum rating must be observed.

Note 4: When outputs are in OFF-STATE or when  $\mathsf{V}_{CC}=\mathsf{OV}.$ 

Note 5:  $V_{OUT} < GND$ ,  $V_{OUT} > V_{CC}$  (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

#### **DC Electrical Characteristics**

Symbol	Parameter	v <sub>cc</sub>		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
Gymbol		(V)	Min	Тур	Max	Min	Max	onita	conditions
V <sub>IH</sub>	HIGH Level	4.5	2.0			2.0		V	
	Input Voltage	5.5	2.0			2.0		v	
V <sub>IL</sub>	LOW Level	4.5			0.8		0.8	V	
	Input Voltage	5.5			0.8		0.8	v	
V <sub>OH</sub>	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$
	Output Voltage	4.5	3.94			3.80		V	or $V_{IL}$ $I_{OH} = -8 \text{ mA}$
V <sub>OL</sub>	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$
	Output Voltage	4.5			0.36		0.44	V	or $V_{IL}$ I <sub>OL</sub> = 8 mA
I <sub>OZ</sub>	3-STATE Output	5.5			±0.25		±2.5	μA	$V_{IN} = V_{IH} \text{ or } V_{IL}$
	Off-State Current	5.5			±0.25		±2.0	μΑ	$V_{OUT} = V_{CC} \text{ or } GND$
I <sub>IN</sub>	Input Leakage	0-5.5			±0.1		±1.0	μA	$V_{IN} = 5.5V \text{ or GND}$
	Current	0-0.0			10.1		11.0	μΛ	
I <sub>CC</sub>	Quiescent Supply	5.5			4.0		40.0	μA	$V_{IN} = V_{CC}$ or GND
	Current	5.5			-1.0			μΛ	
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$
		5.5			1.55		1.50		Other Input = $V_{CC}$ or GNE
I <sub>OFF</sub>	Output Leakage Current	0.0			0.5		5.0	μA	$V_{OUT} = 5.5V$
	(Power Down State)	0.0			0.0		5.0	μΑ	

#### **Noise Characteristics**


Symbol	Parameter	V <sub>cc</sub>	$T_A = 25^{\circ}C$		Units	Conditions	
Oymbol	i alameter	(V)	Тур	Limits	Units	Conditions	
V <sub>OLP</sub> (Note 7)	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	0.9	1.1	V	C <sub>L</sub> = 50 pF	
V <sub>OLV</sub> (Note 7)	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	-0.9	-1.1	V	C <sub>L</sub> = 50 pF	
V <sub>IHD</sub> (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C <sub>L</sub> = 50 pF	
V <sub>ILD</sub> (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C <sub>L</sub> = 50 pF	
Note 7: Parameter guaranteed by design.							


AC Electrical Characteristics

#### $T_{A}=25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ V <sub>CC</sub> (V) Symbol Parameter Units Conditions Min Тур Max Min Max t<sub>PLH</sub> Propagation Delay 5.4 7.4 1.0 8.5 $C_L = 15 \text{ pF}$ $5.0\pm0.5$ ns 5.9 $C_L = 50 \text{ pF}$ Time 8.4 1.0 9.5 t<sub>PHL</sub> 3-STATE Output 7.7 12.5 $C_{L} = 15 \text{ pF}$ 10.4 1.0 $R_L = 1 k\Omega$ t<sub>PZL</sub> $5.0 \pm 0.5$ ns Enable Time 8.2 11.4 1.0 13.5 $C_L = 50 \text{ pF}$ t<sub>PZH</sub> 3-STATE Output $R_L = 1 k\Omega$ $C_L = 50 pF$ t<sub>PLZ</sub> $5.0\pm0.5$ 8.8 11.4 1.0 13.0 ns t<sub>PHZ</sub> Disable Time t<sub>OSLH</sub> Output to (Note 8) $5.0 \pm 0.5$ 1.0 1.0 ns Output Skew tOSHL V<sub>CC</sub> = Open Input $\mathsf{C}_{\mathsf{IN}}$ 4 10 10 pF Capacitance Output $V_{CC} = 5.0V$ C<sub>OUT</sub> pF 9 Capacitance Power Dissipation $C_{\text{PD}}$ (Note 9) 18 pF Capacitance


 $\textbf{Note 8:} \text{ Parameter guaranteed by design. } t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$ 

Note 9:  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:  $I_{CC}$  (opr.) =  $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$  (per F/F). The total  $C_{PD}$  when n pcs. of the Octal D Flip-Flop operates can be calculated by the equation:  $C_{PD}$  (total) = 20 + 12n.





## 74VHCT244A



Fairchild does not assume any responsibility for use of any circuity described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.