

SEMICONDUCTORIN

January 1998 Revised April 1999

74VHCT573A Octal D-Type Latch with 3-STATE Outputs

General Description

The VHCT573A is an advanced high speed CMOS octal latch with 3-STATE output fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. This 8-bit D-type latch is controlled by a Latch Enable input (LE) and an Output Enable input (OE). When the OE input is HIGH, the eight outputs are in a high impedance state.

Protection circuits ensure that 0V to 7V can be applied to the input and output (Note 1) pins without regard to the supply voltage. This device can be used to interface 3V to 5V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Note 1: Outputs in OFF-State.

Features

- High speed: $t_{PD} = 7.7$ ns (typ) at $T_A = 25$ °C
- High Noise Immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power Down Protection is provided on all inputs and outputs
- Low Noise: V_{OLP} = 1.6V (max)
- Low Power Dissipation:

$$I_{CC} = 4 \mu A \text{ (max)} @ T_A = 25^{\circ}C$$


■ Pin and function compatible with 74HCT573

Ordering Code:

Order Number	Package Number	Package Description
74VHCT573AM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74VHCT573ASJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT573AMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT573AN	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
LE	Latch Enable Input
ŌĒ	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Outputs



Functional Description


The VHCT573A contains eight D-type latches with 3-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs, a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are enabled. When \overline{OE} is HIGH the buffers are in the high impedance mode, but, this does not interfere with entering new data into the latches.

Truth Table

	Outputs		
ŌE	LE	D	On
L	Н	Н	Н
L	Н	L	L
L	L	X	O ₀
Н	X	X	Z

- H = HIGH Voltage Level L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Conditions (Note 6)

Supply Voltage (V_{CC}) -0.5V to +7.0V DC Input Voltage (V_{IN}) -0.5V to +7.0V

DC Output Voltage (V_{IN})

 $\begin{array}{cc} \mbox{(Note 3)} & -0.5\mbox{V to V}_{\rm CC} + 0.5\mbox{V} \\ \mbox{(Note 4)} & -0.5\mbox{V to } +7.0\mbox{V} \end{array}$

DC V_{CC} /GND Current (I_{CC}) ± 75 mA Storage Temperature (T_{STG}) -65° C to $+150^{\circ}$ C

Storage Temperature (T_{STG})
Lead Temperature (T_L)

(Soldering, 10 seconds) 260°C

Supply Voltage (V_{CC}) 4.5V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Recommended Operating

Input Voltage (V_{IN})
Output Voltage (V_{OUT})

 $\begin{array}{cc} \mbox{(Note 3)} & \mbox{OV to V}_{\mbox{CC}} \\ \mbox{(Note 4)} & \mbox{OV to 5.5V} \\ \mbox{Operating Temperature ($T_{\mbox{OPR}}$)} & -40^{\circ}\mbox{C to +85}^{\circ}\mbox{C} \end{array}$

Input Rise and Fall Time (t_r, t_f)

 $V_{CC} = 5.0 V \pm 0.5 V$ 0 ns/V ~ 20 ns/V

Note 2: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications.

Note 3: HIGH or LOW state. $I_{\mbox{OUT}}$ absolute maximum rating must be observed.

Note 4: When outputs are in OFF-State or when $V_{CC} = OV$.

Note 5: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$ (Outputs Active).

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} $T_A = 25^{\circ}C$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Syllibol	Farameter	(V)	Min	Тур	Max	Min	Max	Ullits	Coi	iditions
V _{IH}	HIGH Level	4.5	2.0			2.0		V		
	Input Voltage	5.5	2.0			2.0		V		
V _{IL}	LOW Level	4.5			0.8		8.0	V		
	Input Voltage	5.5			0.8		8.0	V		
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V		$I_{OH} = -50 \mu A$
	Output Voltage	4.5	3.94			3.80		V	or V _{IL}	$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
	Output Voltage	4.5			0.36		0.44	V	or V _{IL}	I _{OL} = 8 mA
l _{oz}	3-STATE Output	5.5			10.05		±2.5	μА	$V_{IN} = V_{IH}$ or	r V _{IL}
	Off-State Current	5.5			±0.25		±2.5	μА	$V_{OUT} = V_{CO}$	or GND
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$	or GND
I _{CC}	Quiescent Supply Current	5.5			4.0		40.0	μΑ	$V_{IN} = V_{CC}$ or GND	
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$	
		5.5			1.33		1.50	IIIA	Other Inputs = V _{CC} or GN	
I _{OFF}	Output Leakage Current	0.0			0.5		F.0.		V _{OUT} = 5.5V	
	(Power Down State)	0.0			0.5		5.0	μΑ		

Noise Characteristics

Symbol	Parameter	V _{cc}	T _A =	: 25°C	Units	Conditions	
- Cyllibol	T di diffetei	(V)	Тур	Limits	Omits		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	1.2	1.6	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-1.2	-1.6	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

Note 7: Parameter guaranteed by design.

AC Electrical Characteristics


Symbol	Parameter	V _{CC}	T _A = 25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
		(V)	Min	Тур	Max	Min	Max	Units	Conditions	
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		7.7	12.3	1.0	13.5	ns		$C_{L} = 15 \text{ pF}$
t _{PHL}	(LE to O _n)	3.0 ± 0.3		8.5	13.3	1.0	14.5	115		$C_L = 50 pF$
t _{PLH}	Propagation Delay Time	5.0 ± 0.5		5.1	8.5	1.0	9.5	ns		$C_{L} = 15 \text{ pF}$
t _{PHL}	(D to O _n)	3.0 ± 0.5		5.9	9.5	1.0	10.5			$C_L = 50 pF$
t _{PZL}	3-STATE Output	5.0 ± 0.5		6.3	10.9	1.0	12.5	ns	$R_L = 1 k\Omega$	C _L = 15 pF
t_{PZH}	Enable Time	3.0 ± 0.5		7.1	11.9	1.0	13.5			$C_L = 50 pF$
t _{PLZ}	3-STATE Output	5.0 ± 0.5		8.8	11.2	1.0	12.0	ns	$R_L = 1 k\Omega$	$C_L = 50 pF$
t _{PHZ}	Disable Time	3.0 ± 0.5		0.0	11.2	1.0	12.0	115		
toslh	Output to Output	5.0 ± 0.5			1.0		1.0	no	(Note 8)	
toshl	Skew	3.0 ± 0.5			1.0		1.0	ns		
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open	
C _{OUT}	Output Capacitance			6				pF	V _{CC} = 5.0V	
C _{PD}	Power Dissipation			25				pF	(Note 9)	
	Capacitance							PΓ		

 $\textbf{Note 8:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLH max}} - t_{\text{PLH min}}|; \ t_{\text{OSHL}} = |t_{\text{PHL max}} - t_{\text{PHL min}}|$


Note 9: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = $C_{PD} * V_{CC} * f_{IN} + I_{CC}/8$ (per F/F). The total C_{PD} when n pcs. of the Latch operates can be calculated by the equation: C_{PD} (total) = 14 + 13n.


AC Operating Requirements

Symbol	Symbol Parameter	V _{CC} (V)		$T_A = 25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol			Min	Тур	Max	Min	Max	Oilles
t _W (H)	Minimum Pulse Width (LE)	5.0 ± 0.5	6.5			8.5		ns
t _S	Minimum Setup Time	5.0 ± 0.5	1.5			1.5		ns
t _H	Minimum Hold Time	5.0 ± 0.5	3.5			3.5		ns



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





1.2 max 0.190 0.19

0.09-0.20

R0.09min

SEE DETAIL A

DIMENSIONS ARE IN MILLIMETERS

NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

GAGE PLANE SEATING PLANE RO.09mln

DETAIL A

MTC20REVD1

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com