

FAIRCHILD

SEMICONDUCTOR

July 1997 Revised April 1999 '4VHCT74A Dual D-Type Flip-Flop with Preset and Clear

COM

74VHCT74A Dual D-Type Flip-Flop with Preset and Clear

General Description

The VHCT74A is an advanced high speed CMOS Dual D-Type Flip-Flop fabricated with silicon gate CMOS technology. It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The signal level applied to the D INPUT is transferred to the Q OUTPUT during the positive going transition of the CK pulse. CLR and PR are independent of the CK and are accomplished by setting the appropriate input LOW.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $V_{CC} = 0V$. These circuits prevent device destruction due to mismatched supply and input/

output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.


Features

- High speed: $f_{MAX} = 160 \text{ MHz}$ (typ) at $T_A = 25^{\circ}C$
- High noise immunity: $V_{IH} = 2.0V$, $V_{IL} = 0.8V$
- Power down protection is provided on all inputs and outputs
- Low power dissipation:
- $I_{CC} = 2 \mu A \text{ (max) at } T_A = 25^{\circ}C$
- Pin and function compatible with 74HCT74


	1 M	
Order Number	Package Number	Package Description
74VHCT74AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74VHCT74ASJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT74AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT74AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₁ , D ₂	Data Inputs
CK ₁ , CK ₂	Clock Pulse Inputs
CLR ₁ , CLR ₂	Direct Clear Inputs
PR ₁ , PR ₂	Direct Preset Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

Truth Table

	uts	Out	outs	Function			
CLR	PR	D	СК	Q	Q	Function	
L	Н	Х	Х	L	Н	Clear	
Н	L	Х	Х	н	L	Preset	
L	L	Х	Х	н	н		
Н	н	L	~	L	н		
Н	н	н	~	н	L		
н	н	Х	~	Q _n	Q _n	No Change	



Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions (Note 5)

		C
Supply Voltage (V _{CC})	-0.5V to +7.0V	Co
DC Input Voltage (V _{IN})	-0.5V to +7.0V	Supp
DC Output Voltage (V _{OUT})		Input
(Note 2)	–0.5V to V_{CC} + 0.5V	Outp
(Note 3)	-0.5V to 7.0V	(N
Input Diode Current (I _{IK})	–20 mA	(N
Output Diode Current (I _{OK})		Oper
(Note 4)	±20 mA	Input
DC Output Current (I _{OUT})	±25 mA	Vc
DC V _{CC} /GND Current (I _{CC})	±50 mA	Note 1
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	may be tions s
Lead Temperature (T _L) Soldering (10 seconds)	260°C	reliable bles. F tions.
		Note 2

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _{IN})	0V to +5.5V
Output Voltage (V _{OUT})	
(Note 2)	0V to V _{CC}
(Note 3)	0V to 5.5V
Operating Temperature (T _{OPR})	$-40^{\circ}C$ to $+85^{\circ}C$
Input Rise and Fall Time (t_r, t_f)	
$V_{CC}=5.0V\pm0.5V$	0 ns/V ~ 20 ns/V
Note 1: Absolute maximum ratings are value: may be damaged or have its useful life impaire tions should be met, without exception, to ensu reliable over its power supply, temperature, and bles. Fairchild does not recommend operation	ed. The databook specifica- re that the system design is d output/input loading varai-

Note 2: HIGH or LOW state. ${\rm I}_{\rm OUT}$ absolute maximum rating must be observed.

Note 3: $V_{CC} = 0V$.

Note 4: $V_{OUT} < GND$, $V_{OUT} > V_{CC}$.(Outputs Active)

Note 5: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	V _{CC} T _A			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions
Cymbol	ranameter	(V)	Min	Тур	Max	Min	Max	onita	Conditions
V _{IH}	HIGH Level	4.5	2.0			2.0		V	
	Input Voltage	5.5	2.0			2.0		v	
V _{IL}	LOW Level	4.5			0.8		0.8	V	
	Input Voltage	5.5			0.8		0.8	v	
V _{OH}	HIGH Level	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IH}$ $I_{OH} = -50 \ \mu A$
	Output Voltage	4.5	3.94			3.80		v	or V_{IL} $I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$ $I_{OL} = 50 \ \mu A$
	Output Voltage	4.5			0.36		0.44	v	or V_{IL} I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0-5.5			±0.1		±1.0	μΑ	$V_{IN} = 5.5V$ or GND
I _{CC}	Quiescent Supply Current	5.5			2.0		20.0	μΑ	$V_{IN} = V_{CC}$ or GND
ICCT	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$
		5.5			1.55		1.50	mA	Other Inputs = V_{CC} or GND
I _{OFF}	Output Leakage Current	0.0			+0.5		+5.0	μΑ	$V_{OUT} = 5.5V$
	(Power Down State)								

www.fairchildsemi.com

AC Electrical Characteristics


	Parameter	V _{CC}		$T_A = 25^\circ C$		T _A = -40°	C to +85°C		
Symbol		(V) (Note 6)	Min	Тур	Max	Min	Max	Units	Conditions
f _{MAX}	Maximum Clock	5.0	100	160		80		MHz CL	C _L = 15 pF
	Frequency	5.0	80	140		65			$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay Time	5.0		5.8	7.8	1.0	9.0		$C_L = 15 \text{ pF}$
t _{PHL}	(CK-Q, Q)	5.0		6.3	8.8	1.0	10.0	ns	$C_L = 50 \text{ pF}$
t _{PLH}	Propagation Delay time	5.0		7.6	10.4	1.0	12.0		C _L = 15 pF
t _{PHL}	$(\overline{\text{CLR}}, \overline{\text{PR}} - \text{Q}, \overline{\text{Q}})$	5.0		8.1	11.4	1.0	13.0	ns	$C_L = 50 \text{ pF}$
C _{IN}	Input Capacitance			4	10		10	pF	V _{CC} = Open
C _{PD}	Power Dissipation Capacitance			24				pF	(Note 7)

Note 6: V_{CC} is $5.0\pm0.5V$


Note 7: C_{PD} is defined as the value of internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr) = $C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/2$ (per flip-flop).


AC Operating Requirements

Symbol	Parameter	V _{CC}	T _A =	25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units
		(V)	Тур	Guara	nteed Minimum	Units
t _W (L) t _W (H)	Minimum Pulse Width (CK)	5.0 ± 0.5		5.0	5.0	ns
t _W (L)	Minimum Pulse Width (CLR, PR)	5.0 ± 0.5		5.0	5.0	ns
t _S	Minimum Setup Time	5.0 ± 0.5		5.0	5.0	ns
t _H	Minimum Hold Time	5.0 ± 0.5		0	0	ns
t _{REM}	Minimum Removal Time (CLR, PR)	5.0 ± 0.5		3.5	3.5	ns









Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.