

Advanced LinCMOS is a trademark of Texas Instruments Incorporated.

The on-chip track-and-hold circuit has a 100-ns sample window and allows these devices to

convert continuous analog signals having slew

rates of up to 100 mV/µs without external sampling components. TTL-compatible 3-state

output drivers and two modes of operation allow

TOTAL

UNADJUSTED

ERROR

±1 LSB

±1 LSB

WWW.DZSC.CO

is readily available from the factory.

TA

 $0^{\circ}C$ to $70^{\circ}C$

40°C to 85°C



interfacing to a variety of microprocessors. Detailed information on interfacing to most popular microprocessors

AVAILABLE OPTIONS

SSOP

(DB)

TLC0820ACDB

PLASTIC DIP

(N)

TLC0820ACN

TLC0820AIN

GND

Ĕ

Z

NC-No internal connection

PLASTIC

CHIP CARRIER

(FN)

TLC0820ACFN

TLC0820AIFN

PACKAGE

PLASTIC

SMALL OUTLINE

(DW)


TLC0820ACDW

TLC0820AIDW

REF+

TLC0820AC, TLC0820AI Advanced LinCMOSTM HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994

functional block diagram





TLC0820AC, TLC0820AI Advanced LinCMOSTM HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A – SEPTEMBER 1986 – REVISED JUNE 1994

Terminal Functions								
TERMINAL I/O			DESCRIPTION					
NAME	NO.	10						
ANLG IN	1	I	Analog input					
CS	13	I	Chip select. CS must be low in order for RD or WR to be recognized by the ADC.					
D0	2	0	Digital, 3-state output data, bit 1 (LSB)					
D1	3	0	Digital, 3-state output data, bit 2					
D2	4	0	Digital, 3-state output data, bit 3					
D3	5	0	Digital, 3-state output data, bit 4					
D4	14	0	Digital, 3-state output data, bit 5					
D5	15	0	Digital, 3-state output data, bit 6					
D6	16	0	Digital, 3-state output data, bit 7					
D7	17	0	Digital, 3-state output data, bit 8 (MSB)					
GND	10		Ground					
ÎNT	9	0	Interrupt. In the write-read mode, the interrupt output (\overline{INT}) going low indicates that the internal count-down delay time, $t_{d(int)}$, is complete and the data result is in the output latch. The delay time $t_{d(int)}$ is typically 800 ns starting after the rising edge of WR (see operating characteristics and Figure 3). If RD goes low prior to the end of $t_{d(int)}$, \overline{INT} goes low at the end of $t_{d(RIL)}$ and the conversion results are available sooner (see Figure 2). INT is reset by the rising edge of either RD or CS.					
MODE	7	I	Mode select. MODE is internally tied to GND through a 50-µA current source, which acts like a pulldown resistor. When MODE is low, the read mode is selected. When MODE is high, the write-read mode is selected.					
NC	19		No internal connection					
OFLW	18	0	Overflow. Normally OFLW is a logical high. However, if the analog input is higher than V _{ref+} , OFLW will be low at the end of conversion. It can be used to cascade two or more devices to improve resolution (9 or 10 bits).					
RD	8	I	Read. In the write-read mode with \overline{CS} low, the 3-state data outputs D0 through D7 are activated when \overline{RD} goes low. \overline{RD} can also be used to increase the conversion speed by reading data prior to the end of the internal count-down delay time. As a result, the data transferred to the output latch is latched after the falling edge of \overline{RD} . In the read mode with \overline{CS} low, the conversion starts with \overline{RD} going low. \overline{RD} also enables the 3-state data outputs on completion of the conversion. RDY going into the high-impedance state and \overline{INT} going low indicate completion of the conversion.					
REF-	11	I	Reference voltage. REF - is placed on the bottom of the resistor ladder.					
REF+	12	I	Reference voltage. REF + is placed on the top of the resistor ladder.					
VCC	20		Power supply voltage					
WR/RDY	6	I/O	Write ready. In the write-read mode with \overline{CS} low, the conversion is started on the falling edge of the \overline{WR} input signal. The result of the conversion is strobed into the output latch after the internal count-down delay time, $t_{d(int)}$, provided that the RD input does not go low prior to this time. The delay time $t_{d(int)}$ is approximately 800 ns. In the read mode, RDY (an open-drain output) goes low after the falling edge of \overline{CS} and goes into the high-impedance state when the conversion is strobed into the output latch. It is used to simplify the interface to a microprocessor system.					



TLC0820AC, TLC0820AI Advanced LinCMOS[™] HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES

SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	10 V
Input voltage range, all inputs (see Note 1)	–0.2 V to V _{CC} +0.2 V
Output voltage range, all outputs (see Note 1)	-0.2 V to V _{CC} +0.2 V
Operating free-air temperature range: TLC0820AC	0°C to 70°C
TLC0820AI	\dots -40°C to 85°C
Storage temperature range	−65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DB, DW or N package	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to network GND.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	8	V	
Analog input voltage					V _{CC} +0.1	V
Positive reference voltage, V _{ref+}					VCC	V
Negative reference voltage, V _{ref} _					V _{ref+}	V
High-level input voltage, VIH	$V_{CC} = 4.75 V \text{ to } 5.25 V$	CS, WR/RDY, RD	2			V
Thigh-level input voltage, vIH		MODE	3.5			v
Low-level input voltage, VII	V_{CC} = 4.75 V to 5.25 V	CS, WR/RDY, RD			0.8	V
		MODE			1.5	v
Pulse duration, write in write-read mode, $t_{W(W)}$ (see	0.5		50	μs		
Operating free air temperature T	TLC0820AC		0		70	°C
Operating free-air temperature, T _A	TLC0820AI		-40		85	C

TLC0820AC, TLC0820AI Advanced LinCMOSTM HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A – SEPTEMBER 1986 – REVISED JUNE 1994

electrical characteristics at specified operating free-air temperature, V _{CC} = 5 V (unless otherwise
noted)

	PARAMETER	TEST CONDITIONS	T _A †	MIN	TYP	MAX	UNIT	
\/		D0-D7, INT, or OFLW	V _{CC} = 4.75 V, I _{OH} = -360 μA	Full range	2.4			v
Vон	High-level output voltage		V _{CC} = 4.75 V, I _{OH} = -10 μA	Full range	4.5			
				25°C	4.6			
VOL	Low-level output voltage	D0 <u>–D</u> 7, OFLW, INT, or WR/RDY	$V_{CC} = 5.25 \text{ V},$ $I_{OL} = 1.6 \text{ mA}$	Full range			0.4	v
	Low-level output voltage			25°C			0.34	
IIН		CS or RD	-	Full range		0.005	1	μΑ
		WR/RDY		Full range			3	
	High-level input current		V _{IH} = 5 V	25°C		0.1	0.3	
		MODE]	Full range			200	
		MODE		25°C		50	170	
۱	Low-level input current	CS, WR/RDY, RD, or MODE	V _{IL} = 0	Full range		-0.005	-1	μA
	Off-state (high-impedance-state) output current	D0–D7 or WR/RDY	V _O = 5 V	Full range			3	μA
				25°C		0.1	0.3	
loz			V _O = 0	Full range			-3	
				25°C		-0.1	-0.3	
		•	CS at 5 V, $V_I = 5 V$	Full range			3	
1.				25°C			0.3	
II.	Analog input current		Full range			-3	μA	
			CS at 5 V, $V_{I} = 0$	25°C			-0.3	
		D0–D7, OFLW, INT, or WR/RDY	V _O = 5 V	Full range	7			mA
	Short-circuit output current			25°C	8.4	14		
100		D0-D7 or OFLW	- V _O = 0	Full range	-6			
los				25°C	-7.2	-12		
		INT	A O = 0	Full range	-4.5			
				25°C	- 5.3	-9		
D	Reference resistance		Full range	1.25		6	kΩ	
R _{ref}	Reference resistance		25°C	1.4	2.3	5.3		
	O market surgery of		CS, WR/RDY, and	Full range			15	
lcc	Supply current		RD at 0 V	25°C		7.5	13	mA
<u> </u>		D0-D7		Full range		5		рF
Ci	Input capacitance	ANLG IN]			45		
Co	Output capacitance	D0-D7		Full range			5	pF

[†] Full range is as specified in recommended operating conditions.



TLC0820AC, TLC0820AI Advanced LinCMOSTM HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994

operating characteristics, $V_{CC} = 5 V$, $V_{ref+} = 5 V$, $V_{ref-} = 0$, $t_r = t_f = 20 ns$, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS [†]	MIN TYP	MAX	UNIT
ksvs	Supply-voltage sensitivity	$V_{CC} = 5 V \pm 5\%,$	$T_A = MIN \text{ to } MAX$	±1/16	±1/4	LSB
	Total unadjusted error‡	MODE at 0 V,	$T_A = MIN$ to MAX		1	LSB
^t conv(R)	Conversion time, read mode	MODE at 0 V,	See Figure 1	1.6	2.5	μs
^t a(R)	Access time, $\overline{RD}\downarrow$ to data valid	MODE at 0 V,	See Figure 1	^t conv(R) +20	^t conv(R) +50	ns
		MODE at 5 V,	C _L = 15 pF	190	280	ns
^t a(R1)	Access time, $\overline{RD}\downarrow$ to data valid	^t d(WR) ^{< t} d(int), See Figure 2	C _L = 100 pF	210	320	
		MODE at 5 V,	C _L = 15 pF	70	120	ns
^t a(R2)	Access time, $\overline{RD}\downarrow$ to data valid	^t d(WR) ^{> t} d(int), See Figure 3	C _L = 100 pF	90	150	
^t a(INT)	Access time, $\overline{INT}\downarrow$ to data valid	MODE at 5 V,	See Figure 4	20	50	ns
^t dis	Disable time, \overline{RD} to data valid	$R_L = 1 k\Omega$, See Figures 1, 2, 3	CL = 10 pF, 3, and 5	70	95	ns
^t d(int)	Delay time, WR/RDY \uparrow to INT \downarrow	MODE at 5 V, See Figures 2, 3, a	CL = 50 pF, and 4	800	1300	ns
^t d(NC)	Delay time, to next conversion	See Figures 1, 2, 3	3, and 4	500		ns
^t d(WR)	Delay time, WR/RDY↑ to RD↓ in write-read mode	See Figure 2		0.4		μs
^t d(RDY)	Delay time, CS \downarrow to WR/RDY \downarrow	MODE at 0 V, See Figure 1	C _L = 50 pF,	50	100	ns
^t d(RIH)	Delay time, RD↑ to INT↑	C _L = 50 pF,	See Figures 1, 2, and 3	125	225	ns
^t d(RIL)	Delay time, RD \downarrow to INT \downarrow	MODE at 5 V, See Figure 2	^t d(WR) < ^t d(int),	200	290	ns
^t d(WIH)	Delay time, WR/RDY↑ to INT↑	MODE at 5 V, See Figure 4	C _L = 50 pF,	175	270	ns
	Slew-rate tracking			0.1		V/µs

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] Total unadjusted error includes offset, full-scale, and linearity errors.



TLC0820AC, TLC0820AI Advanced LinCMOS[™] HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994








Figure 1. Read-Mode Waveforms (MODE Low)











TLC0820AC, TLC0820AI Advanced LinCMOS[™] HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A – SEPTEMBER 1986 – REVISED JUNE 1994










Figure 4. Write-Read-Mode Waveforms (Stand-Alone Operation, MODE High, and RD Low)












VOLTAGE WAVEFORMS





TLC0820AC, TLC0820AI Advanced LinCMOS[™] HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIO

SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994

PRINCIPLES OF OPERATION

The TLC0820AC and TLC0820AI each employ a combination of sampled-data comparator techniques and flash techniques common to many high-speed converters. Two 4-bit flash analog-to-digital conversions are used to give a full 8-bit output.

The recommended analog input voltage range for conversion is -0.1 V to V_{CC} + 0.1 V. Analog input signals that are less than V_{ref-} + 1/2 LSB or greater than V_{ref+} – 1/2 LSB convert to 00000000 or 11111111, respectively. The reference inputs are fully differential with common-mode limits defined by the supply rails. The reference input values define the full-scale range of the analog input. This allows the gain of the ADC to be varied for ratiometric conversion by changing the V_{ref+} and V_{ref-} voltages.


The device operates in two modes, read (only) and write-read, that are selected by MODE. The converter is set to the read (only) mode when MODE is low. In the read mode, WR/RDY is used as an output and is referred to as the ready terminal. In this mode, a low on \overline{WR}/RDY while \overline{CS} is low indicates that the device is busy. Conversion starts on the falling edge of RD and is completed no more than 2.5 us later when INT falls and WR/RDY returns to the high-impedance state. Data outputs also change from high-impedance to active states at this time. After the data is read, RD is taken high, INT returns high, and the data outputs return to their high-impedance states.

When MODE is high, the converter is set to the write-read mode and WR/RDY is referred to as the write terminal. Taking CS and WR/RDY low selects the converter and initiates measurement of the input signal. Approximately 600 ns after \overline{WR}/RDY returns high, the conversion is completed. Conversion starts on the rising edge of \overline{WR}/RDY in the write-read mode.

The high-order 4-bit flash ADC measures the input by means of 16 comparators operating simultaneously. A high-precision 4-bit DAC then generates a discrete analog voltage from the result of that conversion. After a time delay, a second bank of comparators does a low-order conversion on the analog difference between the input level and the high-order DAC output. The results from each of these conversions enter an 8-bit latch and are output to the 3-state output buffers on the falling edge of \overline{RD} .



TLC0820AC, TLC0820AI Advanced LinCMOSTM HIGH-SPEED 8-BIT ANALOG-TO-DIGITAL CONVERTERS USING MODIFIED FLASH TECHNIQUES SLAS064A - SEPTEMBER 1986 - REVISED JUNE 1994



APPLICATION INFORMATION

Figure 6. Configuration for 9-Bit Resolution



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated