

SBAS139D - SEPTEMBER 2000 - REVISED APRIL 2003

16-Bit, 8-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES

- PIN FOR PIN WITH ADS7844
- SINGLE SUPPLY: 2.7V to 5V
- 8-CHANNEL SINGLE-ENDED OR 4-CHANNEL DIFFERENTIAL INPUT
- UP TO 100kHz CONVERSION RATE
- 84dB SINAD
- SERIAL INTERFACE
- QSOP-20 AND SSOP-20 PACKAGES


APPLICATIONS

- DATA ACQUISITION
- TEST AND MEASUREMENT EQUIPMENT
- INDUSTRIAL PROCESS CONTROL
- PERSONAL DIGITAL ASSISTANTS
- BATTERY-POWERED SYSTEMS

DESCRIPTION

The ADS8344 is an 8-channel, 16-bit, sampling Analog-to-Digital (A/D) converter with a synchronous serial interface. Typical power dissipation is 10mW at a 100kHz throughput rate and a +5V supply. The reference voltage (V_{REF}) can be varied between 500mV and V_{CC} , providing a corresponding input voltage range of 0V to V_{REF} . The device includes a shutdown mode that reduces power dissipation to under 15 μ W. The ADS8344 is tested down to 2.7V operation.

Low power, high speed, and an on-board multiplexer make the ADS8344 ideal for battery-operated systems such as personal digital assistants, portable multi-channel data loggers, and measurement equipment. The serial interface also provides low-cost isolation for remote data acquisition. The ADS8344 is available in a QSOP-20 or SSOP-20 package and is ensured over the -40°C to +85°C temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ABSOLUTE MAXIMUM RATINGS(1)

+V _{CC} to GND	
Digital Inputs to GND	
Power Dissipation	250mW
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	MAXIMUM GAIN ERROR (%)	SPECIFICATION TEMPERATURE RANGE	PACKAGE DESIGNATOR	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	ORDERING NUMBER	TRANSPORT MEDIA
ADS8344E	8	±0.05	-40°C to +85°C	DBQ	QSOP-20	DBQ	ADS8344E	Rails
"	"	"	"	"	"	"	ADS8344E/2K5	Tape and Reel
ADS8344N	"	"	"	DB	SSOP-20	DB	ADS8344N	Rails
"	"	"	"	"	"	"	ADS8344N/1K	Tape and Reel
ADS8344EB	6	±0.024	-40°C to +85°C	DBQ	QSOP-20	DBQ	ADS8344EB	Rails
"	"	"	"	"	"	"	ADS8344EB/2K5	Tape and Reel
ADS8344NB	"	"	"	DB	SSOP-20	DB	ADS8344NB	Rails
"	"	"	"	"	II .	"	ADS8344NB/1K	Tape and Reel

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

PIN CONFIGURATION



PIN DESCRIPTIONS

PIN	NAME	DESCRIPTION
1	CH0	Analog Input Channel 0
2	CH1	Analog Input Channel 1
3	CH2	Analog Input Channel 2
4	CH3	Analog Input Channel 3
5	CH4	Analog Input Channel 4
6	CH5	Analog Input Channel 5
7	CH6	Analog Input Channel 6
8	CH7	Analog Input Channel 7
9	СОМ	Ground reference for analog inputs. Sets zero code voltage in single-ended mode. Connect this pin to ground or ground reference point.
10	SHDN	Shutdown. When LOW, the device enters a very low-power shutdown mode.
11	V_{REF}	Voltage Reference Input. See Electrical Characteristics Table for ranges.
12	+V _{cc}	Power Supply, 2.7V to 5V
13	GND	Ground
14	GND	Ground
15	D _{OUT}	Serial Data Output. Data is shifted on the falling edge of DCLK. This output is high impedance when CS is HIGH.
16	BUSY	Busy Output. Busy goes LOW when the D _{IN} control bits are being read and also when the device is converting. The Output is high impedance when $\overline{\text{CS}}$ is HIGH.
17	D _{IN}	Serial Data Input. If CS is LOW, data is latched on rising edge of D _{CLK} .
18	CS	Chip Select Input. Active LOW. Data will not be clocked into $D_{\rm IN}$ unless $\overline{\rm CS}$ is LOW. When $\overline{\rm CS}$ is HIGH, $D_{\rm OUT}$ is high impedance.
19	DCLK	External Clock Input. The clock speed determines the conversion rate by the equation $f_{DCLK} = 24 \cdot f_{SAMPLE}$.
20	+V _{CC}	Power Supply

ELECTRICAL CHARACTERISTICS: +5V

 $At \ T_A = -40^{\circ}C \ to \ +85^{\circ}C, \ +V_{CC} = +5V, \ V_{REF} = +5V, \ f_{SAMPLE} = 100kHz, \ and \ f_{CLK} = 24 \bullet f_{SAMPLE} = 2.4MHz, \ unless \ otherwise \ noted.$

		А	DS8344E,	N	AD	S8344EB,	NB	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION			16				*	BITS
ANALOG INPUT Full-Scale Input Span Absolute Input Range Capacitance Leakage Current	Positive Input - Negative Input Positive Input Negative Input	0 -0.2 -0.2	25 ±1	V _{REF} +V _{CC} + 0.2 +1.25	* * *	*	* *	V V V pF μA
SYSTEM PERFORMANCE No Missing Codes Integral Linearity Error Offset Error Offset Error Match Gain Error Gain Error Match Noise Power-Supply Rejection	+4.75V < V _{CC} < 5.25V	14	1.2 1.0 20 3	8 ±2 4 ±0.05 4	15	* * * *	6 ±1 * ±0.024	Bits LSB mV LSB(1) % LSB µVrms LSB(1)
SAMPLING DYNAMICS Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter Internal Clock Frequency External Clock Frequency	SHDN = V _{DD} Data Transfer Only	4.5 0.024 0	500 30 100 2.4	16 100 2.4 2.4	* *	* * * *	* * *	CLK Cycles CLK Cycles kHz ns ns ps MHz MHz
DYNAMIC CHARACTERISTICS Total Harmonic Distortion ⁽²⁾ Signal-to-(Noise + Distortion) Spurious—Free Dynamic Range Channel-to-Channel Isolation	V _{IN} = 5Vp-p at 10kHz V _{IN} = 5Vp-p at 10kHz V _{IN} = 5Vp-p at 10kHz V _{IN} = 5Vp-p at 10kHz		-90 86 92 100			* * *		dB dB dB dB
REFERENCE INPUT Range Resistance Input Current	DCLK Static f _{SAMPLE} = 12.5kHz DCLK Static	0.5	5 40 2.5 0.001	+V _{CC} 100	*	* * *	* *	V GΩ μΑ μΑ μΑ
DIGITAL INPUT/OUTPUT Logic Family Logic Levels V _{IH} V _{IL} V _{OH} V _{OL} Data Format	$ I_{IH} \le +5\mu A$ $ I_{IL} \le +5\mu A$ $I_{OH} = -250\mu A$ $I_{OL} = 250\mu A$	3.0 -0.3 3.5	CMOS	5.5 +0.8 0.4	* * *	*	* *	V V V
POWER-SUPPLY REQUIREMENTS +V _{CC} Quiescent Current Power Dissipation	Specified Performance f _{SAMPLE} = 100kHz Power-Down Mode ⁽³⁾ , \overline{CS} = +V _{CC}	4.75	1.5 300 7.5	5.25 2.0 3 10	*	*	* * *	V mA μA μA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C

^{*} Same specifications as ADS8344E, N.

NOTES: (1) LSB means Least Significant Bit. With V_{REF} equal to +5.0V, one LSB is $76\mu V$. (2) First nine harmonics of the test frequency. (3) Auto power-down mode (PD1 = PD0 = 0) active or \overline{SHDN} = GND.

ELECTRICAL CHARACTERISTICS: +2.7V

At $T_A = -40^{\circ}\text{C}$ to +85°C, +V_{CC} = +2.7V, V_{REF} = +2.7V, f_{SAMPLE} = 100kHz, and f_{CLK} = 24 • f_{SAMPLE} = 2.4MHz, unless otherwise noted.


		А	DS8344E,	N	AD	S8344EB,	NB	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION			16				*	BITS
ANALOG INPUT Full-Scale Input Span Absolute Input Range Capacitance Leakage Current	Positive Input - Negative Input Positive Input Negative Input	0 -0.2 -0.2	25 ±1	V _{REF} +V _{CC} + 0.2 +0.2	* *	*	* * *	V V V pF μA
SYSTEM PERFORMANCE No Missing Codes Integral Linearity Error Offset Error Match Gain Error Gain Error Match Noise Power-Supply Rejection	+2.7 < V _{CC} < +3.3V	14	1.2 1 20 3	12 ±1 4 ±0.05 4	15	* * *	8 0.5 * ±0.0024 *	Bits LSB mV LSB % of FSR LSB µVrms LSB(1)
SAMPLING DYNAMICS Conversion Time Acquisition Time Throughput Rate Multiplexer Settling Time Aperture Delay Aperture Jitter Internal Clock Frequency External Clock Frequency	SHDN = V _{DD} When used with Internal Clock Data Transfer Only	4.5 0.024 0.024 0	500 30 100 2.4	16 100 2.4 2.0 2.4	*	* * *	* *	CLK Cycles CLK Cycles kHz ns ns ps MHz MHz MHz
DYNAMIC CHARACTERISTICS Total Harmonic Distortion ⁽²⁾ Signal-to-(Noise + Distortion) Spurious-Free Dynamic Range Channel-to-Channel Isolation	$V_{IN} = 2.5 \text{Vp-p}$ at 1kHz $V_{IN} = 2.5 \text{Vp-p}$ at 1kHz $V_{IN} = 2.5 \text{Vp-p}$ at 1kHz $V_{IN} = 2.5 \text{Vp-p}$ at 10kHz		-90 86 92 100			* * *		dB dB dB dB
REFERENCE INPUT Range Resistance Input Current	DCLK Static f _{SAMPLE} = 12.5kHz DCLK Static	0.5	5 13 2.5 0.001	+V _{CC} 40 3	*	* * *	* *	V GΩ μΑ μΑ μΑ
DIGITAL INPUT/OUTPUT Logic Family Logic Levels V _{IH} V _{IL} V _{OH} V _{OL} Data Format	I _{IH} ≤ +5μΑ I _{IL} ≤ +5μΑ Ι _{ΟΗ} = −250μΑ Ι _{ΟL} = 250μΑ	+V _{CC} • 0.7 -0.3 +V _{CC} • 0.8	CMOS	5.5 +0.8 0.4	* * *	*	* *	V V V
POWER-SUPPLY REQUIREMENTS +V _{CC} Quiescent Current Power Dissipation	Specified Performance $f_{SAMPLE} = 100kHz$ Power-Down Mode ⁽³⁾ , $\overline{CS} = +V_{CC}$	2.7	1.2 220 3.2	3.6 1.85 3 5	*	*	* * *	V mA μA μA mW
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C


^{*} Same specifications as ADS8344E, N.


NOTES: (1) LSB means Least Significant Bit. With V_{REF} equal to +2.5V, one LSB is $38\mu V$. (2) First nine harmonics of the test frequency. (3) Auto power-down mode (PD1 = PD0 = 0) active or \overline{SHDN} = GND.


TYPICAL CHARACTERISTICS: +5V


At $T_A = +25^{\circ}C$, $+V_{CC} = +5V$, $V_{REF} = +5V$, $f_{SAMPLE} = 100kHz$, and $f_{DCLK} = 24 \bullet f_{SAMPLE} = 2.4MHz$, unless otherwise noted.


















TYPICAL CHARACTERISTICS: +5V (Cont.)


At $T_A = +25^{\circ}C$, $+V_{CC} = +5V$, $V_{REF} = +5V$, $f_{SAMPLE} = 100kHz$, and $f_{DCLK} = 24 \bullet f_{SAMPLE} = 2.4MHz$, unless otherwise noted.
















TYPICAL CHARACTERISTICS: +5V (Cont.)


At T_A = +25°C, +V_{CC} = +5V, V_{REF} = +5V, f_{SAMPLE} = 100kHz, and f_{DCLK} = 24 • f_{SAMPLE} = 2.4MHz, unless otherwise noted.








TYPICAL CHARACTERISTICS: +2.7V


At $T_A = +25^{\circ}C$, $+V_{CC} = +2.7V$, $V_{REF} = +2.7V$, $f_{SAMPLE} = 100$ kHz, and $f_{DCLK} = 24 \cdot f_{SAMPLE} = 2.4$ MHz, unless otherwise noted.


















TYPICAL CHARACTERISTICS: +2.7V (Cont.)


At $T_A = +25^{\circ}C$, $+V_{CC} = +2.7V$, $V_{REF} = +2.7V$, $f_{SAMPLE} = 100kHz$, and $f_{DCLK} = 24 • f_{SAMPLE} = 2.4MHz$, unless otherwise noted.

















TYPICAL CHARACTERISTICS: +2.7V (Cont.)

At T_A = +25°C, +V_{CC} = +2.7V, V_{REF} = +2.7V, f_{SAMPLE} = 100kHz, and f_{DCLK} = 24 • f_{SAMPLE} = 2.4MHz, unless otherwise noted.







THEORY OF OPERATION

The ADS8344 is a classic Successive Approximation Register (SAR) A/D converter. The architecture is based on capacitive redistribution that inherently includes a sample-and-hold function. The converter is fabricated on a $0.6\mu s$ CMOS process.

The basic operation of the ADS8344 is shown in Figure 1. The device requires an external reference and an external clock. It operates from a single supply of 2.7V to 5.25V. The external reference can be any voltage between 500mV and $+V_{CC}$. The value of the reference voltage directly sets the input range of the converter. The average reference input current depends on the conversion rate of the ADS8344.

The analog input to the converter is differential and is provided via an 8-channel multiplexer. The input can be provided in reference to a voltage on the COM pin (which is generally ground) or differentially by using four of the eight input channels (CH0 - CH7). The particular configuration is selectable via the digital interface.

A2	A1	A0	CH0	CH1	CH2	СНЗ	CH4	CH5	CH6	CH7	СОМ
0	0	0	+IN								-IN
1	0	0		+IN							-IN
0	0	1			+IN						-IN
1	0	1				+IN					-IN
0	1	0					+IN				-IN
1	1	0						+IN			-IN
0	1	1							+IN		-IN
1	1	1								+IN	-IN
	ı	1	ı	ı	ı	1	ı	ı	ı	ı	

TABLE I. Single-Ended Channel Selection (SGL/DIF HIGH).

ANALOG INPUT

See Figure 2 for a block diagram of the input multiplexer on the ADS8344. The differential input of the converter is derived from one of the eight inputs in reference to the COM pin, or four of the eight inputs. Table I and Table II show the relationship between the A2, A1, A0, and SGL/ \overline{DIF} control bits and the configuration of the analog multiplexer. The control bits are provided serially via the D_{IN} pin (see the Digital Interface section of this data sheet for more details).

When the converter enters the hold mode, the voltage difference between the +IN and -IN inputs is captured on the internal capacitor array (see Figure 2). The voltage on the -IN input is limited between -0.2V and 1.25V, allowing the input to reject small signals that are common to both the +IN and -IN input. The +IN input has a range of -0.2V to $+\text{V}_{\text{CC}}+0.2\text{V}$.

The input current on the analog inputs depends on the conversion rate of the device. During the sample period, the source must charge the internal sampling capacitor (typically 25pF). After the capacitor has been fully charged, there is no further input current. The rate of charge transfer from the analog source to the converter is a function of conversion rate.

A2	A1	A0	CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7
0	0	0	+IN	-IN						
0	0	1			+IN	-IN				
0	1	0					+IN	-IN		
0	1	1							+IN	-IN
1	0	0	-IN	+IN						
1	0	1			-IN	+IN				
1	1	0					-IN	+IN		
1	1	1							-IN	+IN

TABLE II. Differential Channel Control (SGL/DIF LOW).




FIGURE 1. Basic Operation of the ADS8344.




FIGURE 2. Simplified Diagram of the Analog Input.

REFERENCE INPUT

The external reference sets the analog input range. The ADS8344 will operate with a reference in the range of 100 mV to $+\text{V}_{\text{CC}}$. Keep in mind that the analog input is the difference between the +IN input and the -IN input, as shown in Figure 2. For example, in the single-ended mode, a 1.25 V reference with the COM pin grounded, the selected input channel (CH0 - CH7) will properly digitize a signal in the range of 0V to 1.25 V. If the COM pin is connected to 0.5 V, the input range on the selected channel is 0.5 V to 1.75 V.

There are several critical items concerning the reference input and its wide-voltage range. As the reference voltage is reduced, the analog voltage weight of each digital output code is also reduced. This is often referred to as the LSB

(Least Significant Bit) size and is equal to the reference voltage divided by 65536. Any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. For example, if the offset of a given converter is 2LSBs with a 2.5V reference, then it will typically be 10LSBs with a 0.5V reference. In each case, the actual offset of the device is the same, 76.3μV.

Likewise, the noise or uncertainty of the digitized output will increase with lower LSB size. With a reference voltage of 500 mV, the LSB size is $7.6 \mu \text{V}$. This level is below the internal noise of the device. As a result, the digital output code will not be stable and will vary around a mean value by a number of LSBs. The distribution of output codes will be gaussian and the noise can be reduced by simply averaging consecutive conversion results or applying a digital filter.

With a lower reference voltage, care should be taken to provide a clean layout including adequate bypassing, a clean (low-noise, low-ripple) power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to nearby digital signals and electromagnetic interference.

The voltage into the V_{REF} input is not buffered and directly drives the Capacitor Digital-to-Analog Converter (CDAC) portion of the ADS8344. Typically, the input current is $13\mu A$ with a 2.5V reference. This value will vary by microamps depending on the result of the conversion. The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce overall current drain from the reference.

DIGITAL INTERFACE

The ADS8344 has a four-wire serial interface compatible with several microprocessor families (note that the digital inputs are over-voltage tolerant up to +5.5V, regardless of $+V_{CC}$). Figure 3 shows the typical operation of the ADS8344 digital interface.

Most microprocessors communicate using 8-bit transfers; the ADS8344 can complete a conversion with three such transfers, for a total of 24 clock cycles on the DCLK input, provided the timing is as shown in Figure 3.




FIGURE 3. Conversion Timing, 24-Clocks per Conversion, 8-Bit Bus Interface. No DCLK Delay Required with Dedicated Serial Port.

The first eight clock cycles are used to provide the control byte via the $D_{\rm IN}$ pin. When the converter has enough information about the following conversion to set the input multiplexer appropriately, it enters the acquisition (sample) mode. After four more clock cycles, the control byte is complete and the converter enters the conversion mode. At this point, the input sample-and-hold goes into the Hold mode. The next sixteen clock cycles accomplish the actual A/D conversion.

Control Byte

See Figure 3 for placement and order of the control bits within the control byte. Tables III and IV give detailed information about these bits. The first bit, the "S" bit, must always be HIGH and indicates the start of the control byte. The ADS8344 will ignore inputs on the $D_{\rm IN}$ pin until the START bit is detected. The next three bits (A2-A0) select the active input channel or channels of the input multiplexer (see Tables I and II and Figure 2).

BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)
S	A2	A1	A0	_	SGL/DIF	PD1	PD0

TABLE III. Order of the Control Bits in the Control Byte.

BIT	NAME	DESCRIPTION
7	S	Start Bit. Control byte starts with first HIGH bit on $\mathbf{D}_{\mathrm{IN}}.$
6 - 4	A2 - A0	Channel Select Bits. Along with the SGL/DIF bit, these bits control the setting of the multiplexer input, see Tables I and II.
2	SGL/DIF	Single-Ended/Differential Select Bit. Along with bits A2 - A0, this bit controls the setting of the multiplexer input, see Tables I and II.
1 - 0	PD1 - PD0	Power-Down Mode Select Bits. See Table V for details.

TABLE IV. Descriptions of the Control Bits within the Control Byte.

The SGL/DIF-bit controls the multiplexer input mode: either in single-ended mode, where the selected input channel is referenced to the COM pin, or in differential mode, where the two selected inputs provide a differential input. See Tables I and II and Figure 2 for more information. The last two bits (PD1 - PD0) select the power-down mode and Clock mode, as shown in Table V. If both PD1 and PD0 are

HIGH, the device is always powered up. If both PD1 and PD0 are LOW, the device enters a power-down mode between conversions. When a new conversion is initiated, the device will resume normal operation instantly—no delay is needed to allow the device to power up and the very first conversion will be valid.

PD1	PD0	DESCRIPTION
0	0	Power-down between conversions. When each conversion is finished, the converter enters a low-power mode. At the start of the next conversion, the device instantly powers up to full power. There is no need for additional delays to assure full operation and the very first conversion is valid.
1	0	Selects Internal Clock Mode.
0	1	Reserved for Future Use.
1	1	No power-down between conversions, device always powered. Selects external clock mode.

TABLE V. Power-Down Selection.

Clock Modes

The ADS8344 can be used with an external serial clock or an internal clock to perform the successive-approximation conversion. In both clock modes, the external clock shifts data in and out of the device. Internal clock mode is selected when PD1 is HIGH and PD0 is LOW.

If the user decides to switch from one clock mode to the other, an extra conversion cycle will be required before the ADS8344 can switch to the new mode. The extra cycle is required because the PD0 and PD1 control bits need to be written to the ADS8344 prior to the change in clock modes.

When power is first applied to the ADS8344, the user must set the desired clock mode. It can be set by writing PD1 = 1 and PD0 = 0 for internal clock mode or PD1 = 1 and PD0 = 1 for external clock mode. After enabling the required clock mode, only then should the ADS8344 be set to power-down between conversions (i.e., PD1 = PD0 = 0). The ADS8344 maintains the clock mode it was in prior to entering the power-down modes.

External Clock Mode

In external clock mode, the external clock not only shifts data in and out of the ADS8344, it also controls the A/D conversion steps. BUSY will go HIGH for one clock period after the last bit of the control byte is shifted in. Successive-approximation bit decisions are made and appear at D_{OUT} on each of the next 16 DCLK falling edges (see Figure 3). Figure 4 shows the BUSY timing in external clock mode.




FIGURE 4. Detailed Timing Diagram.

Since one clock cycle of the serial clock is consumed with BUSY going HIGH (while the MSB decision is being made), 16 additional clocks must be given to clock out all 16 bits of data; thus, one conversion takes a minimum of 25 clock cycles to fully read the data. Since most microprocessors communicate in 8-bit transfers, this means that an additional transfer must be made to capture the LSB.

There are two ways of handling this requirement. One is where the beginning of the next control byte appears at the same time the LSB is being clocked out of the ADS8344 (see Figure 3). This method allows for maximum throughput and 24 clock cycles per conversion.

The other method is shown in Figure 5, which uses 32 clock cycles per conversion; the last seven clock cycles simply shift out zeros on the D_{OUT} line. BUSY and D_{OUT} go into a high-impedance state when \overline{CS} goes HIGH; after the next \overline{CS} falling edge, BUSY will go LOW.

Internal Clock Mode

In internal clock mode, the ADS8344 generates its own conversion clock internally. This relieves the microprocessor from having to generate the SAR conversion clock and allows the conversion result to be read back at the processor's convenience, at any clock rate from 0MHz to 2.0MHz. BUSY goes LOW at the start of a conversion and then returns HIGH when the conversion is complete. During the conversion, BUSY will remain LOW for a maximum of 8µs. Also, during the conversion, DCLK should remain LOW to achieve the best noise performance. The conversion result is stored in an internal register; the data may be clocked out of this register any time after the conversion is complete.

If $\overline{\text{CS}}$ is LOW when BUSY goes LOW following a conversion, the next falling edge of the external serial clock will write out the MSB on the D_{OUT} line. The remaining bits (D14-D0) will be clocked out on each successive clock cycle following the MSB. If $\overline{\text{CS}}$ is HIGH when BUSY goes LOW then the D_{OUT} line will remain in tri-state until $\overline{\text{CS}}$ goes LOW, as shown in Figure 6. $\overline{\text{CS}}$ does not need to remain LOW once a conversion has started. Note that BUSY is not tri-stated when $\overline{\text{CS}}$ goes HIGH in internal clock mode.

Data can be shifted in and out of the ADS8344 at clock rates exceeding 2.4MHz, provided that the minimum acquisition time t_{ACO} , is kept above 1.7 μ s.

Digital Timing

Figure 4 and Tables VI and VII provide detailed timing for the digital interface of the ADS8344.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{ACQ}	Acquisition Time	1.5			μs
t _{DS}	D _{IN} Valid Prior to DCLK Rising	100			ns
t _{DH}	D _{IN} Hold After DCLK HIGH	10			ns
t _{DO}	DCLK Falling to D _{OUT} Valid			200	ns
t _{DV}	CS Falling to D _{OUT} Enabled			200	ns
t _{TR}	CS Rising to D _{OUT} Disabled			200	ns
t _{CSS}	CS Falling to First DCLK Rising	100			ns
t _{CSH}	CS Rising to DCLK Ignored	0			ns
t _{CH}	DCLK HIGH	200			ns
t _{CL}	DCLK LOW	200			ns
t _{BD}	DCLK Falling to BUSY Rising			200	ns
t _{BDV}	CS Falling to BUSY Enabled			200	ns
t _{BTR}	CS Rising to BUSY Disabled			200	ns

TABLE VI. Timing Specifications (+V $_{CC}$ = +2.7V to 3.6V, T_A = -40°C to +85°C, C_{LOAD} = 50pF).




FIGURE 5. External Clock Mode, 32 Clocks Per Conversion.




FIGURE 6. Internal Clock Mode Timing.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{ACQ}	Acquisition Time	1.7			μs
t _{DS}	D _{IN} Valid Prior to DCLK Rising	50			ns
t _{DH}	D _{IN} Hold After DCLK HIGH	10			ns
t _{DO}	DCLK Falling to D _{OUT} Valid			100	ns
t _{DV}	CS Falling to D _{OUT} Enabled			70	ns
t _{TR}	CS Rising to D _{OUT} Disabled			70	ns
t _{CSS}	CS Falling to First DCLK Rising	50			ns
t _{CSH}	CS Rising to DCLK Ignored	0			ns
t _{CH}	DCLK HIGH	150			ns
t _{CL}	DCLK LOW	150			ns
t _{BD}	DCLK Falling to BUSY Rising			100	ns
t _{BDV}	CS Falling to BUSY Enabled			70	ns
t _{BTR}	CS Rising to BUSY Disabled			70	ns

TABLE VII. Timing Specifications (+V $_{CC}$ = +4.75V to +5.25V, T $_{A}$ = -40°C to +85°C, C $_{LOAD}$ = 50pF).

Data Format

The ADS8344 output data is in straight binary format, as shown in Figure 7. This figure shows the ideal output code for the given input voltage and does not include the effects of offset, gain, or noise.




FIGURE 7. Ideal Input Voltages and Output Codes.

POWER DISSIPATION

There are three power modes for the ADS8344: full-power (PD1 - PD0 = 11B), auto power-down (PD1 - PD0 = 00B), and shutdown (\overline{SHDN} LOW). The effects of these modes varies depending on how the ADS8344 is being operated. For example, at full conversion rate and 24-clocks per conversion, there is very little difference between full-power mode and auto power-down; a shutdown will not lower power dissipation.

When operating at full-speed and 24-clocks per conversion (see Figure 3), the ADS8344 spends most of its time acquiring or converting. There is little time for auto power-down, assuming that this mode is active. Thus, the difference between full-power mode and auto power-down is negligible. If the conversion rate is decreased by simply slowing the frequency of the DCLK input, the two modes

remain approximately equal. However, if the DCLK frequency is kept at the maximum rate during a conversion, but conversions are simply done less often, then the difference between the two modes is dramatic. In the latter case, the converter spends an increasing percentage of its time in power-down mode (assuming the auto power-down mode is active).

If DCLK is active and \overline{CS} is LOW while the ADS8344 is in auto power-down mode, the device will continue to dissipate some power in the digital logic. The power can be reduced to a minimum by keeping \overline{CS} HIGH.

Operating the ADS8344 in auto power-down mode will result in the lowest power dissipation, and there is no conversion time "penalty" on power-up. The very first conversion will be valid. SHDN can be used to force an immediate power-down.

NOISE

The noise floor of the ADS8344 itself is extremely low, as shown in Figures 8 thru 11, and is much lower than competing A/D converters. The ADS8344 was tested at both 5V and 2.7V, and in both the internal and external clock modes. A low-level DC input was applied to the analog-input pins and the converter was put through 5,000 conversions. The digital output of the A/D converter will vary in output code due to the internal noise of the ADS8344. This is true for all 16-bit SAR-type A/D converters. Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal code for the input value. The $\pm 1\sigma$, $\pm 2\sigma$, and $\pm 3\sigma$ distributions will represent the 68.3%, 95.5%, and 99.7%, respectively, of all codes. The transition noise can be calculated by dividing the number of codes measured by 6 and this will yield the $\pm 3\sigma$ distribution, or 99.7%, of all codes. Statistically, up to 3 codes could fall outside the distribution when executing 1,000 conversions. The ADS8344, with < 3 output codes for the $\pm 3\sigma$ distribution, will yield a $< \pm 0.5$ LSB transition noise at 5V operation. Remember, to achieve this low-noise performance, the peak-to-peak noise of the input signal and reference must be $< 50 \mu V$.




FIGURE 8. Histogram of 5,000 Conversions of a DC Input at the Code Transition, 5V operation external clock mode.




FIGURE 9. Histogram of 5,000 Conversions of a DC Input at the Code Center, 5V operation internal clock mode.




FIGURE 10. Histogram of 5,000 Conversions of a DC Input at the Code Transition, 2.7V operation external clock mode.




FIGURE 11. Histogram of 5,000 Conversions of a DC Input at the Code Center, 2.7V operation internal clock mode.

AVERAGING

The noise of the A/D converter can be compensated by averaging the digital codes. By averaging conversion results, transition noise will be reduced by a factor of $1/\sqrt{n}$, where n is the number of averages. For example, averaging 4 conver-

sion results will reduce the transition noise by 1/2 to ± 0.25 LSBs. Averaging should only be used for input signals with frequencies near DC.

For AC signals, a digital filter can be used to low-pass filter and decimate the output codes. This works in a similar manner to averaging: for every decimation by 2, the signal-to-noise ratio will improve 3dB.

LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8344 circuitry. This is particularly true if the reference voltage is LOW and/or the conversion rate is HIGH.

The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, and high-power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. The error can change if the external event changes in time with respect to the DCLK input.

With this in mind, power to the ADS8344 should be clean and well bypassed. A $0.1\mu F$ ceramic bypass capacitor should be placed as close to the device as possible. In addition, a $1\mu F$ to $10\mu F$ capacitor and a 5Ω or 10Ω series resistor may be used to low-pass filter a noisy supply.

The reference should be similarly bypassed with a $0.1\mu F$ capacitor. Again, a series resistor and large capacitor can be used to low-pass filter the reference voltage. If the reference voltage originates from an op amp, make sure that it can drive the bypass capacitor without oscillation (the series resistor can help in this case). The ADS8344 draws very little current from the reference on average, but it does place larger demands on the reference circuitry over short periods of time (on each rising edge of DCLK during a conversion).


The ADS8344 architecture offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high-frequency noise can be filtered out as discussed in the previous paragraph, voltage variation due to line frequency (50Hz or 60Hz) can be difficult to remove.

The GND pin should be connected to a clean ground point. In many cases, this will be the "analog" ground. Avoid connections that are too near the grounding point of a microcontroller or digital signal processor. If needed, run a ground trace directly from the converter to the power-supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

DBQ (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-137

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265