



SBAS230B - AUGUST 2002 - REVISED OCTOBER 2002

DS8361

# Dual, 500kSPS, 16-Bit, 2 + 2 Channel, Simultaneous Sampling ANALOG-TO-DIGITAL CONVERTER

# **FEATURES**

- 2 SIMULTANEOUS 16-BIT DACs
- 4 FULLY DIFFERENTIAL INPUT CHANNELS
- 2µs THROUGHPUT PER CHANNEL
- 4µs TOTAL THROUGHPUT FOR FOUR CHANNELS
- LOW POWER: 150mW
- INTERNAL REFERENCE
- FLEXIBLE SERIAL INTERFACE
- 16-BIT UPGRADE TO THE 12-BIT ADS7861
- PIN COMPATIBLE WITH THE ADS7861


# **APPLICATIONS**

- MOTOR CONTROL
- MULTI-AXIS POSITIONING SYSTEMS
- 3-PHASE POWER CONTROL

# DESCRIPTION

The ADS8361 is a dual, 16-bit, 500kSPS, Analog-to-Digital (A/D) converter with four fully differential input channels grouped into two pairs for high-speed, simultaneous signal acquisition. Inputs to the sample-and-hold amplifiers are fully differential and are maintained differentially to the input of the A/D converter. This provides excellent common-mode rejection of 80dB at 50kHz, which is important in high-noise environments.

The ADS8361 offers a high-speed, dual serial interface and control inputs to minimize software overhead. The output data for each channel is available as a 16-bit word. The ADS8361 is offered in an SSOP-24 package and is fully specified over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  operating range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

#### **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings over operating free-air temperature (unless otherwise noted) $^{(1)}$ .

NOTE: (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions of extended periods may affect device reliability.

# ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	NO MISSING CODES ERROR (LSB)	PACKAGE-LEAD	PACKAGE DESIGNATOR <sup>(1)</sup>	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
ADS8361	±8 "	14 "	SSOP-24	DBQ "	-40°C to +85°C	ADS8361IDBQ ADS8361IDBQR	Rails, 56 Tape and Reel, 2500

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.


# **RECOMMENDED OPERATING CONDITIONS**

	CONDITIONS	MIN	NOM	MAX	UNITS
Supply Voltage, AGND to AV <sub>DD</sub>		4.75	5	5.25	V
Supply Voltage, BGND to BV <sub>DD</sub>	Low-Voltage Levels	2.7		3.6	V
	5V Logic Levels	4.5	5	5.5	V
Reference Input Voltage		1.2	2.5	2.6	V
Operating Common-Mode Signal	–IN	2.2	2.5	2.8	V
Analog Inputs	+IN - (-IN)	0		±V <sub>REF</sub>	V
Operating Junction Temperature Range T <sub>J</sub>		-40		105	°C

#### PACKAGE DISSIPATION RATING

PACKAGE	$R\theta_{JC}$	$R heta_JA$	$ \begin{array}{ccc} \text{DERATING FACTOR} & \text{$T_{\text{A}} \leq 25^{\circ}$C} \\ \text{ABOVE $T_{\text{A}} = 25^{\circ}$C} & \text{POWER RATING} \end{array} $		$T_A \le 70^{\circ}C$ POWER RATINGQ	T <sub>A</sub> = 85°C POWER RATING	
DBQ	28.5°C/W	88°C/W	11.364.mW/°C	1420mW	909mW	738mW	

# **EQUIVALENT INPUT CIRCUIT**





4 5 6 6 6 6 4

# **ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range at  $-40^{\circ}$ C to 85°C, AV<sub>DD</sub> = 5V, BV<sub>DD</sub> = 3V, V<sub>REF</sub> = internal +2.5V, f<sub>CLK</sub> = 10MHz, and f<sub>SAMPLE</sub> = 500 kSPS, unless otherwise noted.

			ADS8361					
PARAMETER	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNITS			
ANALOG INPUT Full-Scale Range <sup>(2)</sup> (FSR Operating Common-Mode Signal Input Switch Resistance Input Capacitance Input Leakage Current Differential Input Switch Resistance Differential Input Capacitance Common-Mode Rejection Ratio (CMRR	-IN = V <sub>REF</sub> -IN = V <sub>REF</sub> -IN = V <sub>REF</sub>	2.2	20 25 ±1 40 15 84 80	±V <sub>REF</sub> 2.8	V V Ω pF nA Ω pF dB dB			
DC ACCURACY Resolution No Missing Code (NMC Integral Linearity Error (INL Integral Linearity Match Differential Nonlinearity (DNL Bipolar Offset Error Match Bipolar Offset Error Drift (TCV <sub>OS</sub> Gain Error Match Gain Error Match Gain Error Drift (TCG <sub>ERF</sub> Noise Power-Supply Rejection Ratio (PSRR	Channel 0/1, Same A/D Channel 0/1, Same A/D Channel 0/1, Same A/D	16 14	±3 4 +1.5 <sup>(4)</sup> ±0.5 0.5 0.4 ±0.05 0.05 20 60 -70	±2 1 ±0.5 0.15	Bits Bits LSB(3) LSB LSB mV mV ppm/°C % % ppm/°C μVrms dB			
SAMPLING DYNAMICS  Conversion Time per A/D (t <sub>CONV</sub> Acquisition Time (t <sub>AC</sub> Throughout Rate Aperture Delay Aperture Delay Matching Aperture Jitter Clock Frequency		1.6 400	100 50	160 500 5	μs ns kSPS ns ps ps MHz			
AC ACCURACY Total Harmonic Distortion (THD Spurious-Free Dynamic Range Signal-to-Noise Ratio (SNR Signal-to-Noise + Distortion (SINAD Channel-to-Channel Isolation	$V_{IN} = \pm 2.5 \text{Vp-p} \text{ at } 10 \text{kHz}$ $V_{IN} = \pm 2.5 \text{Vp-p} \text{ at } 10 \text{kHz}$		-94 94 83 83 96		dB dB dB dB dB			
VOLTAGE REFERENCE OUTPUT Reference Voltage Ouput (V <sub>OUT</sub> /d1 Initial Accuracy Output Voltage Temperature Drift (dV <sub>OUT</sub> /d1 Output Voltage Noise  Power-Supply Rejection Ratio (PSRR Output Current (I <sub>OUT</sub> Short-Circuit Current (I <sub>SC</sub> Turn On Settling Time	$\begin{array}{c} \text{f} = 0.1 \text{Hz to } 10 \text{Hz},  \text{C}_{\text{L}} = 10 \mu \text{F} \\ \text{f} = 10 \text{Hz to } 10 \text{kHz},  \text{C}_{\text{L}} = 10 \mu \text{F} \\ \text{)} \\ \text{)} \end{array}$	2.475	2.5 ±20 10 12 60 10 0.5 100	2.525 ±1	V % ppm/°C μVp-p μVrms dB μA mA μs			
VOLTAGE REFERENCE INPUT Reference Voltage Input (V <sub>IN</sub> Reference Input Resistance Reference Input Capacitance Reference Input Current		1.2 100	2.5 5	2.6	V MΩ pF μA			

NOTES: (1) All Values are at  $T_A = 25^{\circ}$ C. (2) Ideal input span; does not include gain or offset error. (3) LSB means Least Significant Bit, with  $V_{REF}$  equal to +2.5V; 1LSB =  $76\mu$ V. (4) Specified for 14-bit no missing code. (5) Specified for 15-bit no missing code. (6) Measured relative to an ideal, full-scale input (+IN - (-IN)) of 4.9999V. Thus, gain error does not include the error of the internal voltage reference.


# **ELECTRICAL CHARACTERISTICS**

Over recommended operating free-air temperature range at  $-40^{\circ}$ C to 85°C, AV<sub>DD</sub> = 5V, V<sub>REF</sub> = internal +2.5V, f<sub>CLK</sub> = 10MHz, and f<sub>SAMPLE</sub> = 500 kSPS, unless otherwise noted

			ADS8361		
PARAMETER	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNITS
DIGITAL INPUTS <sup>(2)</sup> Logic Family High-Level Input Voltage (V <sub>IH</sub> ) Low-Level Input Voltage (V <sub>IL</sub> ) Input Current (I <sub>IN</sub> )	V <sub>I</sub> = BV <sub>DD</sub> or BGND	0.7 • V <sub>DD</sub> −0.3	CMOS	V <sub>DD</sub> + 0.3 0.3 • V <sub>DD</sub> ±50	V V nA
Input Capacitance (C <sub>I</sub> )  DIGITAL OUTPUTS <sup>(2)</sup>			5		pF
Logic Family High-Level Output Voltage (V <sub>OH</sub> ) Low-Level Output Voltage (V <sub>OL</sub> ) High-Impedance-State Output Current (I <sub>OZ</sub> ) Output Capacitance (C <sub>O</sub> ) Load Capacitance (C <sub>L</sub> ) Data Format	$\begin{aligned} &BV_{DD} = 4.5V,\ I_{OH} = -100\muA \\ &BV_{DD} = 4.5V,\ I_{OH} = -100\muA \\ &\overline{CS} = BV_{DD},\ V_{I} = BV_{DD} \ or \ B\mathsf{GND} \end{aligned}$	4.44 Bin.	CMOS 5 ary Two's Complem	0.5 ±50 30	V V nA pF pF pF
DIGITAL INPUTS(3) Logic Family High-Level Input Voltage (V <sub>IH</sub> ) Low-Level Input Voltage (V <sub>IL</sub> ) Input Current (I <sub>IN</sub> ) Input Capacitance (C <sub>I</sub> )	$BV_{DD} = 3.6V$ $BV_{DD} = 2.7V$ $V_{I} = BV_{DD} \text{ or BGND}$	2 -0.3	LVCMOS	V <sub>DD</sub> + 0.3 0.8 ±50	V V nA pF
DIGITAL OUTPUTS <sup>(3)</sup> Logic Family High-Level Output Voltage (V <sub>OH</sub> ) Low-Level Output Voltage (V <sub>OL</sub> ) High-Impedance-State Output Current (I <sub>OZ</sub> ) Output Capacitance (C <sub>O</sub> ) Load Capacitance (C <sub>L</sub> ) Data Format	$\begin{aligned} \text{BV}_{\text{DD}} &= 2.7\text{V}, \ \text{I}_{\text{OH}} = -100 \mu\text{A} \\ \text{BV}_{\text{DD}} &= 2.7\text{V}, \ \text{I}_{\text{OH}} = -100 \mu\text{A} \\ \hline \text{CS} &= \text{BV}_{\text{DD}}, \ \text{V}_{\text{I}} = \text{BV}_{\text{DD}} \ \text{or} \ \text{BGND} \end{aligned}$	V <sub>DD</sub> – 0.2	LVCMOS 5 ary Two's Complem	0.2 ±50 30	V V nA pF pF pF
POWER SUPPLY					
	Low-Voltage Levels 5V Logic Levels	4.75 2.7 4.5		5.25 3.6 5.5 35	V V V mA
Digital Operating Supply Current (BI <sub>DD</sub> )  Power Dissipation	$BV_{DD} = 3V$ $BV_{DD} = 5V$ $BV_{DD} = 3V$ $BV_{DD} = 5V$		150 150	1 <sup>(4)</sup> 1 <sup>(4)</sup> 200 200	μΑ μΑ mW mW

NOTES: (1) All Values are at  $T_A = 25^{\circ}$ C. (2) Applies for 5.0V nominal supply:  $BV_{DD}$  (min) = 4.5V and  $BV_{DD}$  (max) = 5.5V. (3) Applies for 3.0V nominal supply:  $BV_{DD}$  (min) = 2.7V and  $BV_{DD}$  (max) = 3.6V. (4) No clock active (static).

# **BASIC CIRCUIT CONFIGURATION**



# **TRUTH TABLE**

МО	M1	Α0	TWO-CHANNEL/FOUR-CHANNEL OPERATION	DATA ON SERIAL OUTPUTS	CHANNELS CONVERTED		
0	0	0	Two-Channel	A and B	A0 and B0		
0	0	1	Two-Channel	A and B	A1 and B1		
0	1	0	Two-Channel	A Only	A0 and B0		
0	1	1	Two-Channel	A Only	A1 and B1		
1	0	X	Four-Channel	A and B	Sequential		
1	1	Х	Four-Channel	A Only	Sequential		

NOTE: X = Don't Care.

# **PIN CONFIGURATION**

Top View				SSOP
		ADS8361	,	
1	O BGND	$BV_DD$	24	
2	CH B1+	SERIAL DATA A	23	
3	CH B1-	SERIAL DATA B	22	
4	CH B0+	BUSY	21	
5	CH B0-	CLOCK	20	
6	CH A1+	CS	19	
7	CH A1-	RD	18	
8	CH A0+	CONVST	17	
9	CH A0-	A0	16	
10	REF <sub>IN</sub>	MO	15	
11	REF <sub>OUT</sub>	M1	14	
12	AGND	$AV_DD$	13	
			•	


# **PIN DESCRIPTIONS**

PIN	NAME	DESCRIPTION
1	BGND	Digital I/O Ground. Connect directly to analog ground (pin 12).
2	CH B1+	Noninverting Input Channel B1
3	CH B1-	Inverting Input Channel B1
4	CH B0+	Noninverting Input Channel B0
5	CH B0-	Inverting Input Channel B0
6	CH A1+	Noninverting Input Channel A1
7	CH A1-	Inverting Input Channel A1
8	CH A0+	Noninverting Input Channel A0
9	CH A0-	Inverting Input Channel A0
10	REF <sub>IN</sub>	Reference Input
11	REFOUT	2.5V Reference Output
12	AGND	Analog Ground. Connect directly to digital ground (pin 1).
13	AV <sub>DD</sub>	Analog Power Supply, +5V <sub>DC</sub> . Decouple to analog ground
	AVDD	with a $0.1\mu F$ ceramic capacitor and a $10\mu F$ tantalum capacitor.
14	M1	Selects between the Serial Outputs. When M1 is LOW, both Serial Output A and Serial Output B are selected for data transfer. When M1 is HIGH, Serial output A is configured for both Channel A data and Channel B data; Serial Output B goes into tri-state (i.e., high impedance).
15	МО	Selects between two-channel and four-channel operation. When M0 is LOW, two-channel operation is selected and operates in conjunction with A0. When A0 is HIGH, Channel A1 and Channel B1 are being converted. When A0 is LOW, Channel A0 and Channel B0 are being converted. When M0 is HIGH, four-channel operation is selected. In this mode, all four channels are converted in sequence starting with Channels A0 and B0, followed by Channels A1 and B1.
16	A0	A0 operates in conjunction with M0. With M0 LOW and A0 HIGH, Channel A1 and Channel B1 are converted. With M0 LOW and A0 LOW, Channel A0 and Channel B0 are converted.
17	CONVST	Convert Start. When CONVST switches from LOW to HIGH, the device switches from the sample to hold mode, independent of the status of the external clock.
18	RD	Synchronization Pulse for the Serial Output.
19	<u>CS</u>	Chip Select. When LOW, the Serial Output A and Serial Output B outputs are active; when HIGH, the serial outputs are tri-stated.
20	CLOCK	An external CMOS-compatible clock can be applied to the CLOCK input to synchronize the conversion process to an external source. The CLOCK pin controls the sampling rate by the equation: f <sub>SAMPLE</sub> (max) = CLOCK/20.
21	BUSY	BUSY goes HIGH during a conversion and returns LOW after the third LSB has been transmitted on either the Serial A or Serial B output pin.
22	SERIAL DATA B	The Serial Output data word is comprised of channel information and 16 bits of data. In operation, data is valid on the falling edge of DCLOCK for 20 edges after the rising edge of RD.
23	SERIAL DATA A	The Serial Output data word is comprised of channel information and 16 bits of data. In operation, data is valid on the falling edge of DCLOCK for 20 edges after the rising edge of RD. When M1 is HIGH, both Channel A data and Channel B data are available.
24	BV <sub>DD</sub>	Digital I/O Power Supply, 2.7V to 5.5V



4 5 6 6 6 4

### **TIMING CHARACTERISTICS**



# **TIMING CHARACTERISTICS**


Timing Characteristics over recommended operating free-air temperature range  $T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = 5V$ ,  $REF_{IN} = REF_{OUT}$  internal reference +2.5V,  $f_{CLK} = 10MHz$ ,  $f_{SAMPLE} = 500kSPS$ , and  $BV_{DD} = 2.7 \pm 5.5V$  (unless otherwise noted).


SYMBOL	DESCRIPTION	MIN	MAX	UNITS	COMMENTS
t <sub>CONV</sub>	Conversion Time	1.6		μs	When $T_{CKP} = 100$ ns
t <sub>ACQ</sub>	Acquisition Time	0.4		μs	When T <sub>CKP</sub> = 100ns
t <sub>CKP</sub>	Clock Period	100	10,000	ns	
t <sub>CKL</sub>	Clock LOW	40		ns	
t <sub>CKH</sub>	Clock HIGH	40		ns	
t <sub>F</sub>	DOUT Fall Time		25	ns	
t <sub>R</sub>	DOUT Rise Time		30	ns	
t <sub>1</sub>	CONVST HIGH	15		ns	
t <sub>2</sub>	Address Setup Time	15		ns	Address latched on falling edge of CLK cycle '2'.
t <sub>3</sub>	Address Hold Time	15			
t <sub>4</sub>	RD Setup Time	15		ns	Before falling edge of CLOCK.
t <sub>5</sub>	RD to CS Hold Time	15		ns	After falling edge of CLOCK.
t <sub>6</sub>	CONVST LOW	20		ns	
t <sub>7</sub>	RD LOW	20		ns	
t <sub>8</sub>	CS Setup Time	15		ns	Before falling edge of CLOCK (for RD).
t <sub>9</sub>	CLOCK to Data Valid Delay		30	ns	Maximum delay following rising edge of CLOCK.
t <sub>10</sub>	Data Valid After CLOCK(3)		1	ns	Time data is valid after second rising edge of CLOCK.
t <sub>11</sub>	CS Setup Time	0		ns	Before CONVST


NOTES: (1) All input signals are specified with tr = tf = 5ns (10% to 90% of BV<sub>DD</sub>) and timed from a voltage level of  $(V_{IL} + V_{IH})/2$ . (2) See timing diagram above. (3) 'n - 1' data will remain valid 1ns after rising edge of next CLOCK cycle.


# TYPICAL CHARACTERISTICS


At  $T_A = +25^{\circ}C$ ,  $AV_{DD} = 5V$ ,  $BV_{DD} = 3V$ ,  $V_{REF} = internal +2.5V$ ,  $f_{CLK} = 10MHz$ , and  $f_{SAMPLE} = 500kHz$ , unless otherwise noted.




















# **TYPICAL CHARACTERISTICS (Cont.)**


At  $T_A = +25^{\circ}C$ ,  $AV_{DD} = 5V$ ,  $BV_{DD} = 3V$ ,  $V_{REF} =$  internal +2.5V,  $f_{CLK} = 10MHz$ , and  $f_{SAMPLE} = 500kHz$ , unless otherwise noted.
















. . . . . . .

# INTRODUCTION

The ADS8361 is a high-speed, low-power, dual, 16-bit A/D converter that operates from +3V/+5V supply. The input channels are fully differential with a typical common-mode rejection of 80dB. The part contains dual,  $4\mu s$  successive approximation A/D converter, two differential sample-and-hold amplifiers, an internal +2.5V reference with REF\_IN and REF\_OUT pins, and a high-speed serial interface. The ADS8361 requires an external clock. In order to achieve the maximum throughput rate of 500kHz, the master clock must be set at 10MHz. A minimum of 20 clock cycles are required for each 16-bit conversion.

There are four analog inputs that are grouped into two channels (A and B). Channel selection is controlled by the M0 (pin 14), M1 (pin 15), and A0 (pin 16) pins. Each channel has two inputs (A0, A1 and B0, B1) that are sampled and converted simultaneously, thus preserving the relative phase information of the signals on both analog inputs. The part accepts an analog input voltage in the range of  $-V_{REF}$  to  $+V_{REF}$ , centered around the internal +2.5V reference. The part will also accept bipolar input ranges when a level shift circuit is used at the front end (see Figure 7).

All conversions are initiated on the ADS8361 by bringing the CONVST pin HIGH for a minimum of 15ns. CONVST HIGH places both sample-and-hold amplifiers in the hold state simultaneously and the conversion process is started on both channels. The RD pin (pin 18) can be connected to CONVST to simplify operation. Depending on the status of the M0, M1, and A0 pins, the ADS8361 will (a) operate in either two-channel or four-channel mode and (b) output data on both the Serial A and Serial B output or both channels can be transmitted on the A output only.

NOTE: See the Timing and Control section of this data sheet for more information.

#### SAMPLE-AND-HOLD SECTION

The sample-and-hold amplifiers on the ADS8361 allow the A/D converter to accurately convert an input sine wave of full-scale amplitude to 16-bit accuracy. The input bandwidth of the sample-and-hold is greater than the Nyquist rate (Nyquist equals one-half of the sampling rate) of the A/D converter even when the A/D converter is operated at its maximum throughput rate of 500kHz.

Typical aperture delay time, or the time it takes for the ADS8361 to switch from the sample to the hold mode following the CONVST pulse, is 3.5ns. The average delta of repeated aperture delay values is typically 50ps (also known as aperture jitter). These specifications reflect the ability of the ADS8361 to capture AC input signals accurately at the exact same moment in time.

#### **REFERENCE**

Under normal operation, the  $REF_{OUT}$  pin (pin 2) should be directly connected to the  $REF_{IN}$  pin (pin 1) to provide an internal +2.5V reference to the ADS8361. The ADS8361 can operate, however, with an external reference in the range of 1.2V to 2.6V for a corresponding full-scale range of 2.4V to 5.2V.

The internal reference of the ADS8361 is buffered. If the internal reference is used to drive an external load, a buffer is provided between the reference and the load applied to pin 2 (the internal reference can typically source  $10\mu A$  of current—load capacitance should be  $0.1\mu F$  and  $10\mu F$ ). If an external reference is used, the second buffer provides isolation between the external reference and the Capacitve Digital-to-Analog Converter (CDAC). This buffer is also used to recharge all of the capacitors of both CDACs during conversion.

#### **ANALOG INPUT**

The analog input is bipolar and fully differential. There are two general methods of driving the analog input of the ADS8361: single-ended or differential (see Figures 1 and 2). When the input is single-ended, the –IN input is held at the common-mode voltage. The +IN input swings around the same common voltage and the peak-to-peak amplitude is the (common-mode +  $V_{REF}$ ) and the (common-mode –  $V_{REF}$ ). The value of  $V_{REF}$  determines the range over which the common-mode voltage may vary (see Figure 3).

When the input is differential, the amplitude of the input is the difference between the +IN and –IN input, or (+IN) – (–IN). The peak-to-peak amplitude of each input is  $\pm 1/2~V_{REF}$  around this common voltage. However, since the inputs are 180° out-of-phase, the peak-to-peak amplitude of the differential voltage is +V\_{REF} to –V\_{REF}. The value of V\_{REF} also determines the range of the voltage that may be common to both inputs (see Figure 4).




FIGURE 1. Methods of Driving the ADS8361 Single-Ended or Differential.




FIGURE 2. Using the ADS8361 in the Single-Ended and Differential Input Modes.




FIGURE 3. Single-Ended Input: Common-Mode Voltage Range vs V<sub>REF</sub>.

In each case, care should be taken to ensure that the output impedance of the sources driving the +IN and -IN inputs are matched. Otherwise, this may result in offset error, gain error, and linearity error which will change with both temperature and input voltage.

The input current on the analog inputs depend on a number of factors: sample rate, input voltage, and source impedance. Essentially, the current into the ADS8361 charges the internal capacitor array during the sampling period. After this




FIGURE 4. Differential Input: Common-Mode Voltage Range vs V<sub>REF</sub>.

capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF) to a 16-bit settling level within 4 clock cycles. When the converter goes into the hold mode, the input impedance is greater than  $1G\Omega$ .

Care must be taken regarding the absolute analog input voltage. The +IN and –IN inputs should always remain within the range of AGND – 0.3V to AV<sub>DD</sub> + 0.3V.



4 D O O O O

#### TRANSITION NOISE

The transition noise of the ADS8361 itself is low, as shown in Figure 5. These histograms were generated by applying a low-noise DC input and initiating 8000 conversions. The digital output of the A/D converter will vary in output code due to the internal noise of the ADS8361. This is true for all 16bit, Successive Approximation Register (SAR-type) A/D converters. Using a histogram to plot the output codes, the distribution should appear bell-shaped with the peak of the bell curve representing the nominal code for the input value. The  $\pm 1\sigma$ ,  $\pm 2\sigma$ , and  $\pm 3\sigma$  distributions will represent the 68.3%, 95.5%, and 99.7%, respectively, of all codes. The transition noise can be calculated by dividing the number of codes measured by 6 and this will yield the  $\pm 3\sigma$  distribution, or 99.7%, of all codes. Statistically, up to three codes could fall outside the distribution when executing 1000 conversions. Remember, to achieve this low-noise performance, the peakto-peak noise of the input signal and reference must be  $< 50 \mu V$ .




FIGURE 5. Histogram of 8000 Conversions of a DC Input.




FIGURE 6. Test Circuits for Timing Specifications.

#### **BIPOLAR INPUTS**

The differential inputs of the ADS8361 were designed to accept bipolar inputs (– $V_{REF}$  and + $V_{REF}$ ) around the internal reference voltage (2.5V), which corresponds to a 0V to 5V input range with a 2.5V reference. By using a simple op amp circuit featuring a single amplifier and four external resistors, the ADS8361 can be configured to except bipolar inputs. The conventional  $\pm 2.5$ V,  $\pm 5$ V, and  $\pm 10$ V input ranges can be interfaced to the ADS8361 using the resistor values shown in Figure 7.




FIGURE 7. Level Shift Circuit for Bipolar Input Ranges.

# TIMING AND CONTROL

The operation of the ADS8361 can be configured in four different modes by using the address pins M0 (pin 14), M1 (pin 15), and A0 (pin 16).

The M0 pin selects between two- and four-channel operation (in two-channel operation, the A0 pin selects between Channels 0 and 1; in four-channel operation the A0 pin is ignored and the channels are switched automatically after each conversion). The M1 pin selects between having serial data transmitted simultaneously on both the Serial A data output (pin 23) and the Serial B data output (pin 22) or having both channels output data through the Serial A port. The A0 pin selects either Channel 0 or Channel 1 (see Pin Descriptions and Serial Output Truth Table for more information).

The next four sections will explain the four different modes of operation.

#### Mode I (M0 = 0, M1 = 0)

With the M0 and M1 pins both set to '0', the ADS8361 will operate in two-channel operation (the A0 pin must be used to switch between Channels A and B). A conversion is initiated by bringing CONVST HIGH for a minimum of 15ns. It is very important that CONVST be brought HIGH a minimum of 10ns prior to a falling edge of the external clock or 5ns after the falling edge. If CONVST is brought HIGH within this window, it is then uncertain as to when the ADS8361 will initiate conversion (see Figure 9 for a more detailed descrip-



4 0 0 0 0 0 4




FIGURE 8. Ideal Conversion Characteristics (Condition: Single Ended, VCM = chXX- = 2.5V, V<sub>REF</sub> = 2.5V)

tion). Twenty clock cycles are required to perform a single conversion. Immediately following CONVST switching to HIGH, the ADS8361 will switch from the sample mode to the hold mode asynchronous to the external clock. The BUSY output pin will then go HIGH and remain HIGH for the duration of the conversion cycle. On the falling edge of the first cycle of the external clock, the ADS8361 will latch in the address for the next conversion cycle depending on the status of the A0 pin (HIGH = Channel 1, LOW = Channel 0). The address must be selected 15ns prior to the falling edge of cycle one of the external clock and must remain 'held' for 15ns

following the clock edge. For maximum throughput time, the CONVST and RD pins should be tied together. CS must be brought LOW to enable the CONVST and RD inputs. Data will be valid on the falling edge of all 20 clock cycles per conversion. The first bit of data will be a status flag for either Channel 0 or 1, the second bit will be a second status flag for either Channel A or B. First and second bit will be 0 in Mode I. See Table II below. The subsequent data will be MSB-first through the LSB, followed by two zeros (see Table III and Figures 9 and 10).

MODE	МО	BIT 1 M1	BIT 2 CH0/1	CHA/B	CHANNEL SELECTION	DATA OUTPUT
1	0	0	0	0	Ch0/1 Selected by A0	On Data A and B
2	0	1	0	0 = A/1 = B	Ch0/1 Selected by A0	Sequentially on Data A
3	1	0	0/1	0	Ch0/1 Alternating	On Data A and B
4	1	1	0/1	0 = A/1 = B	Ch0/1 Alternating	Sequentially on Data A

TABLE II. Mode Selection.

CLOCK CYCLE	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
SERIAL DATA	CH0 OR CH1	CHA OR CHB	DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	0	0

TABLE III. Serial Data Output Format.



# Mode II (M0 = 0, M1 = 1)

With M1 set to '1', the ADS8361 will output data on the Serial Data A pin only. All other pins function in the same manner as Mode I except that the Serial Data B output will tri-state (i.e., high impedance) after a conversion following M1 going HIGH. Another difference in this mode involves the CONVST pin. Since it takes 40 clock cycles to output the results from both A/D converters (rather than 20 when M1 = 0), the ADS8361 will take  $4\mu$ s to complete a conversion on both A/D converters (See Figure 11).

# Mode III (M0 = 1, M1 = 0)

With M0 set to '1', the ADS8361 will cycle through Channels 0 and 1 sequentially (the A0 pin is ignored). At the same time, setting M1 to '0' places both Serial Outputs, A and B, in the active mode (See Figure 12).

# Mode IV (M0 = 1, M1 = 1)

Similar to Mode II, Mode IV uses the Serial A output line to transmit data exclusively. Following the first conversion after M1 goes HIGH, the serial B output will go into tri-state. See Figure 13. As in Mode II, the second CONVST command is always ignored when M1 = 1.

#### **READING DATA**

In all four timing diagrams, the CONVST pin and the RD pins are tied together. If so desired, the two lines can be separated. Data on the Serial Output pins (A and B) will become valid following the third rising SCLK edge following RD rising edge. Refer to Table III for data output format.

# LAYOUT

For optimum performance, care should be taken with the physical layout of the ADS8361 circuitry. This is particularly true if the CLOCK input is approaching the maximum throughput rate.


The basic SAR architecture is sensitive to glitches or sudden changes on the power supply, reference, ground connections, and digital inputs that occur just prior to latching the output of the analog comparator. Thus, driving any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can affect the conversion result. Such glitches might originate from switching power supplies, nearby digital logic, or high power devices. The degree of error in the digital output depends on the reference voltage, layout, and the exact timing of the external event. Their error can change if the external event changes in time with respect to the CLOCK input.

With this in mind, power to the ADS8361 should be clean and well bypassed. A 0.1μF ceramic bypass capacitor should be placed as close to the device as possible. In addition, a 1µF to 10µF capacitor is recommended. If needed, an even larger capacitor and a  $5\Omega$  or  $10\Omega$  series resistor may be used to low-pass filter a noisy supply. On average, the ADS8361 draws very little current from an external reference as the reference voltage is internally buffered. However, glitches from the conversion process appear at the V<sub>RFF</sub> input and the reference source must be able to handle this. Whether the reference is internal or external, the V<sub>REF</sub> pin should be bypassed with a 0.1µF capacitor. An additional larger capacitor may also be used, if desired. If the reference voltage is external and originates from an op amp, make sure that it can drive the bypass capacitor or capacitors without oscillation. No bypass capacitor is necessary when using the internal reference (tie pin 10 directly to pin 11).

The GND pin should be connected to a clean ground point. In many cases, this will be the 'analog' ground. Avoid connections which are too near the grounding point of a microcontroller or Digital Signal Processor (DSP). If required, run a ground trace directly from the converter to the power-supply entry point. The ideal layout will include an analog ground plane dedicated to the converter and associated analog circuitry.

# APPLICATION INFORMATION

In Figures 14 through 17, different connection diagrams to DSPs or microcontrollers are shown.



NOTE: All CONVST commands which occur more than 10ns before the falling edge before cycle '1' of the external clock (Region 'A') will initiate a conversion on the rising edge of cycle '1'. All CONVST commands which occur 5ns after the falling edge before cycle '1' or 10ns before the falling edge before cycle 2 (Region 'B') will initiate a conversion on the rising edge of cycle '2'. All CONVST commands which occur 5ns after the falling edge of cycle '2' (Region 'C') will initiate a conversion on the rising edge of the next clock period. The CONVST pin should never be switched from LOW to HIGH in the region 10ns prior to the falling edge of the CLOCK and 5ns after the falling edge (gray areas). If CONVST is toggled in this gray area, the conversion could begin on either the same rising edge of the CLOCK or the following edge.




FIGURE 10. Mode I, Timing Diagram for M0 = 0 and M1 = 0.




FIGURE 11. Mode II, Timing Diagram for M0 = 0 and M1 = 1.



. . . . . . .




FIGURE 12. Mode III, Timing Diagram for M0 = 1 and M1 = 0.

4 0 0 0 0 0 4




FIGURE 13. Mode IV, Timing Diagram for M0 = 1 and M1 = 1.




FIGURE 14. 2x2 Channel Using A Output.






FIGURE 15. 2x2 Channel Using A Output.




FIGURE 16. 4-Channel Sequential Mode Using A and B Outputs.





FIGURE 17. 4-Channel Sequential Mode Using A Output.

4 5 6 6 6 4

# DBQ (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE

# **24 PINS SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-137

. . . . . . . .

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265