

TLV5614IYE

SLAS391A - JULY 2003 - REVISED AUGUST 2003


2.7-V TO 5.5-V, 12-BIT QUAD DAC IN WAFER CHIP SCALE PACKAGE

FEATURES

- Four 12-Bit D/A Converters
- Programmable Settling Time of Either 3 μs or 9 μs Typ
- TMS320™ DSP Family, (Q)SPI™, and Microwire™ Compatible Serial Interface
- Internal Power-On Reset
- Low Power Consumption:
 - 8 mW, Slow Mode 5-V Supply
 - 3.6 mW, Slow Mode 3-V Supply
- Reference Input Buffer
- Voltage Output Range . . . 2× the Reference Input Voltage
- Monotonic Over Temperature
- Dual 2.7-V to 5.5-V Supply (Separate Digital and Analog Supplies)
- Hardware Power Down (10 nA)
- Software Power Down (10 nA)
- Simultaneous Update

APPLICATIONS

- Battery Powered Test Instruments
- Digital Offset and Gain Adjustment
- Industrial Process Controls
- Machine and Motion Control Devices
- Communications
- Arbitrary Waveform Generation



DESCRIPTION

The TLV5614IYE is a quadruple 12-bit voltage output digital-to-analog converter (DAC) with a flexible 4-wire serial interface. The serial interface allows glueless interface to TMS320, SPI, QSPI, and Microwire serial ports. The TLV5614IYE is programmed with a 16-bit serial word comprised of a DAC address, individual DAC control bits, and a 12-bit DAC value. The device has provision for two supplies: one digital supply for the serial interface (via pins DV_{DD} and DGND), and one for the DACs, reference buffers, and output buffers (via pins AV_{DD} and AGND). Each supply is independent of the other, and can be any value between 2.7 V and 5.5 V. The dual supplies allow a typical application where the DAC is controlled via a microprocessor operating on a 3 V supply (also used on pins DV_{DD} and DGND), with the DACs operating on a 5 V supply. Of course, the digital and analog supplies can be tied together.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. A rail-to-rail output stage and a power-down mode makes it ideal for single voltage, battery based applications. The settling time of the DAC is programmable to allow the designer to optimize speed versus power dissipation. The settling time is chosen by the control bits within the 16-bit serial input string. A high-impedance buffer is integrated on the REFINAB and REFINCD terminals to reduce the need for a low source impedance drive to the terminal. REFINAB and REFINCD allow DACs A and B to have a different reference voltage then DACs C and D.

The TLV5614IYE is implemented with a CMOS process and is available in a 16-terminal WCS package. The TLV5614IYE is characterized for operation from -40°C to 85°C in a wire-bonded small outline (SOIC) package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 DSP is a trademark of Texas Instruments.
SPI and QSPI are trademarks of Motorola, Inc.

Microwire is a trademark of National Semiconductor Corporation.






These devices have limited built-in ESD protection. The device should be placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

	PACKAGE
TA	WCS(1) (YE)
-40°C to 85°C	TLV5614IYE

⁽¹⁾ Wafer chip scale package. See Figure 17.

FUNCTIONAL BLOCK DIAGRAM





Terminal Functions

TERMIN	IAL		
NAME	NO.	1/0	DESCRIPTION
AGND	9		Analog ground
AV _{DD}	16		Analog supply
CS	6	I	Chip select. This terminal is active low.
DGND	8		Digital ground
DIN	4	- 1	Serial data input
DV _{DD}	1		Digital supply
FS	7	I	Frame sync input. The falling edge of the frame sync pulse indicates the start of a serial data frame shifted out to the TLV5614IYE.
PD	2	I	Power down pin. Powers down all DACs (overriding their individual power down settings), and all output stages. This terminal is active low.
LDAC	3	I	Load DAC. When the LDAC signal is high, no DAC output updates occur when the input digital data is read into the serial interface. The DAC outputs are only updated when LDAC is low.
REFINAB	15	I	Voltage reference input for DACs A and B.
REFINCD	10	I	Voltage reference input for DACs C and D.
SCLK	5	I	Serial clock input
OUTA	14	0	DACA output
OUTB	13	0	DACB output
OUTC	12	0	DACC output
OUTD	11	0	DACD output

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted(1)

	UNIT
Supply voltage, (DV _{DD} , AV _{DD} to GND)	7 V
Supply voltage difference, (AV _{DD} to DV _{DD})	-2.8 V to 2.8 V
Digital input voltage range	-0.3 V to DV _{DD} + 0.3 V
Reference input voltage range	-0.3 V to AV _{DD} + 0.3 V
Operating free-air temperature range, TA	-40°C to 85°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT	
Control to college AV DV	5-V supply	4.5	5	5.5		
Supply voltage, AV _{DD} , DV _{DD}	3-V supply	2.7	3	3.3	V	
	DV _{DD} = 2.7 V	2			.,	
High-level digital input voltage, V _{IH}	DV _{DD} = 5.5 V	2.4			V	
Level and Paris Construction V	DV _{DD} = 2.7 V			0.6		
Low-level digital input voltage, V _{IL}	DV _{DD} = 5.5 V			1	V	
D. C. L. V. J. DEFINIAD DEFINION CO.	5-V supply(1)	0	2.048	V _{DD} -1.5	Τ.,	
Reference voltage, V _{ref} to REFINAB, REFINCD terminal	3-V supply(1)	0	1.024	V _{DD} -1.5	V	
Load resistance, R _L		2	10		kΩ	
Load capacitance, C _L				100	pF	
Serial clock rate, SCLK				20	MHz	
Operating free-air temperature	TLV5614IYE	-40		85	°C	

⁽¹⁾ Voltages greater than AVDD/2 cause output saturation for large DAC codes.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Resolution				12			bits	
	Integral nonlinearity (INL), end p	See Note 1		±1.5	±4	LSB			
	Differential nonlinearity (DNL)	<u>-</u>	See Note 2			±0.5	±1	LSB	
EZS	Zero scale error (offset error at z	ero scale)	See Note 3				±12	mV	
	Zero scale error temperature co	efficient	See Note 4			10		ppm/°C	
EG	Gain error		See Note 5				±0.6	% of FS voltage	
	Gain error temperature coefficie	nt	See Note 6			10		ppm/°C	
DODD	Danier annual contaction and	Zero scale	See Notes 7 and 8			-80		dB	
PSRR	Power supply rejection ratio	Power supply rejection ratio Full scale				-80		dB	
INDIVID	OUAL DAC OUTPUT SPECIFICAT	IONS							
VO	Voltage output range		$R_L = 10 \text{ k}\Omega$		0		AV _{DD} -0.4	V	
	Output load regulation accuracy	$R_L = 2 \text{ k}\Omega \text{ vs } 10 \text{ k}\Omega$			0.1	0.25	% of FS voltage		
REFERI	ENCE INPUTS (REFINAB, REFIN	CD)							
VI	Input voltage range	See Note 9	0		AV _{DD} -1.5	V			
R _I	Input resistance				10		MΩ		
Cl	Input capacitance					5		pF	
	Reference feed through		REFIN = 1 V _{pp} at 1 kHz + 1.024 V dc (see Note 10)			-75		dB	
	Defense a land has de little		REFIN = 0.2 V _{pp} + 1.024 V dc Slow Fast			0.5		MHz	
	Reference input bandwidth					1			
DIGITAL	L INPUTS (DIN, \overline{CS} , \overline{LDAC} , \overline{PD}								
lιΗ	High-level digital input current		$V_I = V_{DD}$				±1	μА	
Ι _Ι L	Low-level digital input current		V _I = 0 V				±1	μА	
Cl	Input capacitance					3		pF	
POWER	RSUPPLY								
			5-V supply, No load, Clock running,	Slow		1.6	2.4		
				Fast		3.8	5.6	mA	
IDD	Power supply current		All inputs 0 V or V _{DD} 3-V supply, No load,	Slow		1.2	1.8		
			Clock running, All inputs 0 V or DVDD	Fast		3.2	4.8	mA	
	Power down supply current (see	Figure 40)		1		10		nA	

- (1) The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.
- (2) The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- (3) Zero-scale error is the deviation from zero voltage output when the digital input code is zero.
- (4) Zero-scale-error temperature coefficient is given by: $E_{ZS}TC = [E_{ZS}(T_{max}) E_{ZS}(T_{min})]/V_{ref} \times 10^6/(T_{max} T_{min})$.

- (5) Gain error is the deviation from the ideal output (2 V_{ref} 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
 (6) Gain temperature coefficient is given by: E_G TC = [E_G(T_{max}) E_G (T_{min})]/V_{ref} × 10⁶/(T_{max} T_{min}).
 (7) Zero-scale-error rejection ratio (EZS–RR) is measured by varying the AV_{DD} from 5 ± 0.5 V and 3 ± 0.3 V dc, and measuring the proportion of this signal imposed on the zero-code output voltage.
- (8) Full-scale rejection ratio (EG-RR) is measured by varying the AV_{DD} from 5 ± 0.5 V and 3 ± 0.3 V dc and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.
- (9) Reference input voltages greater than V_{DD}/2 cause output saturation for large DAC codes
- (10) Reference feedthrough is measured at the DAC output with an input code = 000 hex and a V_{ref} (REFINAB or REFINCD) input = 1.024 Vdc + 1 V_{pp} at 1 kHz.



ELECTRICAL CHARACTERISTICS (CONTINUED)

over recommended operating free-air temperature range, supply voltages, and reference voltages (unless otherwise noted)

TPUT DYNAMIC PERFORMA	NCE					
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Outrout along mate	$C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, \\ V_O = 10\% \text{ to } 90\%, V_{ref} = 2.048 \text{ V}, 1024 \text{ V}$			5		V/μs
Output siew rate				1		V/μs
Output potition time	To \pm 0.5 LSB, C _L = 100 pF,			3	5.5	
Output settling time	$R_L = 10 \text{ k}\Omega$, See Notes 1 and 3	Slow		9	20	μs
Output settling time, code to	To \pm 0.5 LSB, C _L = 100 pF, R _L = 10 kΩ,	Fast		1		
code	See Note 2	Slow		2		μs
Glitch energy	Code transition from 7FF to 800			10		nV-sec
Signal-to-noise ratio			74			
Signal to noise + distortion	Sinewave generated by DAC, Reference voltage = 1.024 at 3 V and 2.048 at 5 V, fo = 400 KSPS, four = 1.1 kHz sinewaye, Cu = 100 pF.					
Total harmonic distortion						dB
Spurious free dynamic range	$R_L = 10 \text{ k}\Omega$, BW = 20 kHz	70				
JT TIMING REQUIREMENTS						
Setup time, CS low before FS	<u>, </u>		10			ns
Setup time, FS low before firs		8			ns	
Setup time, sixteenth negative rising edge of FS	npled before	10			ns	
is used instead of the SCLK p		10			ns	
Pulse duration, SCLK high	25			ns		
Pulse duration, SCLK low		25			ns	
Setup time, data ready before		8			ns	
Hold time, data held valid after		5			ns	
Pulse duration, FS high		20			ns	
	Output slew rate Output settling time Output settling time, code to code Glitch energy Signal-to-noise ratio Signal to noise + distortion Total harmonic distortion Spurious free dynamic range IT TIMING REQUIREMENTS Setup time, CS low before FS Setup time, FS low before first Setup time, sixteenth negative rising edge of FS Setup time. The first positive is used instead of the SCLK powers and the pulse duration, SCLK low Setup time, data ready before Hold time, data held valid after Pulse duration, FS high	Output slew rate $C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, \\ V_O = 10\% \text{ to } 90\%, V_{\text{ref}} = 2.048 \text{ V}, 1024 \text{ V}$ Output settling time $T_0 \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, \\ R_L = 10 \text{ k}\Omega, \text{ See Notes 1 and 3}$ Output settling time, code to code Output settling time, code to code $T_0 \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, \\ \text{See Note 2}$ Glitch energy Code transition from 7FF to 800 Signal-to-noise ratio Signal to noise + distortion Total harmonic distortion Spurious free dynamic range Spurious free dynamic range Total harmonic distortion Spurious free dynamic range Spurious free dynamic range Setup time, FS low before FS↓ Setup time, FS low before FS↓ Setup time, sixteenth negative SCLK edge after FS low on which bit D0 is sarrising edge of FS Setup time. The first positive SCLK edge after D0 is sampled before $\overline{\text{CS}}$ rising is used instead of the SCLK positive edge to update the DAC, then the setup between the FS rising edge and $\overline{\text{CS}}$ rising edge. Pulse duration, SCLK high Pulse duration, SCLK low Setup time, data ready before SCLK falling edge Pulse duration, FS high	PARAMETER TEST CONDITIONS Output slew rate $C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, V_{C} = 100 \text{ pF}, R_L = 100 \text{ k}\Omega, Slow Output settling time To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Output settling time, code to code To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Glitch energy To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Glitch energy To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Signal-to-noise ratio To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Signal to noise + distortion To \pm 0.5 \text{ LSB}, C_L = 100 \text{ pF}, R_L = 10 \text{ k}\Omega, Slow Survival that the sequence of the survival transport of the survival trans$	PARAMETER TEST CONDITIONS MIN Output slew rate $C_L = 100 pF, R_L = 10 k\Omega, V_O = 10\% to 90\%, V_{ref} = 2.048 V, 1024 V$ Fast Output settling time $To \pm 0.5 LSB, C_L = 100 pF, R_L = 10 k\Omega, See Notes 1 and 3$ Fast Output settling time, code to code $To \pm 0.5 LSB, C_L = 100 pF, R_L = 10 k\Omega, See Note 2$ Fast Glitch energy Code transition from 7FF to 800 Fast Signal to-noise ratio Sinewave generated by DAC, Reference voltage = 1.024 at 3 V and 2.048 at 5 V, $f_S = 400 KSPS, f_{OUT} = 1.1 kHz sinewave, C_L = 100 pF, R_L = 10 k\Omega, BW = 20 kHz TIT TIMING REQUIREMENTS Setup time, \overline{CS} low before first negative SCLK edge Setup time, sixteenth negative SCLK edge after FS low on which bit D0 is sampled before rising edge of FS Setup time. The first positive SCLK edge after D0 is sampled before \overline{CS} rising edge. If FS is used instead of the SCLK positive edge to update the DAC, then the setup time is between the FS rising edge and \overline{CS} rising edge. Pulse duration, SCLK high 25 Pulse duration, GLK low 25 Setup time, data ready before SCLK falling edge 5 Pulse duration, FS high 20 $	PARAMETER TEST CONDITIONS MIN TYP Output slew rate $C_L = 100 pF, R_L = 10 k\Omega, V_O = 10\% to 90\%, V_{ref} = 2.048 V, 1024 V$ Fast 5 Output settling time $To \pm 0.5 LSB, C_L = 100 pF, R_L = 10 k\Omega, See Notes 1 and 3 Fast 3 Output settling time, code to code To \pm 0.5 LSB, C_L = 100 pF, R_L = 10 k\Omega, See Note 2 Fast 1 Glitch energy Code transition from 7FF to 800 10 10 Signal-to-noise ratio Sinewave generated by DAC, Reference voltage = 1.024 at 3 V and 2.048 at 5 V, fs = 400 KSPS, fOUT = 1.1 kHz sinewave, To = 100 pF, To = $	PARAMETER TEST CONDITIONS MIN TYP MAX Output slew rate $C_L = 100 pF, R_L = 10 k\Omega, V_O = 10\% to 90\%, V_{ref} = 2.048 V, 1024 V$ Fast 5 Output settling time To ± 0.5 LSB, $C_L = 100 pF, R_L = 10 k\Omega, See Notes 1 and 3$ Fast 3 5.5 Slow 9 20 Output settling time, code to code To ± 0.5 LSB, $C_L = 100 pF, R_L = 10 k\Omega, See Notes 1 and 3 Fast 1 Glitch energy Code transition from 7FF to 800 10 Signal-to-noise ratio Sinewave generated by DAC, Reference voltage = 1.024 at 3 V and 2.048 at 5 V, fs = 400 KSPS, fo_UT = 1.1 kHz sinewave, C_L = 100 pF, R_L = 100 p$

⁽¹⁾ Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change ofFFF hex to 080 hex for 080 hex to FFF hex.

⁽²⁾ Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count.

⁽³⁾ Limits are ensured by design and characterization, but are not production tested.



PARAMETER MEASUREMENT INFORMATION




Figure 1. Timing Diagram



TYPICAL CHARACTERISTICS




Figure 2




Figure 4




Figure 3

0.02 0.04

LOAD REGULATION

0.2 0.4

Load Current - mA








Figure 5
























Figure 13




Figure 14



APPLICATION INFORMATION

GENERAL FUNCTION

The TLV5614IYE is a 12-bit single supply DAC based on a resistor string architecture. The device consists of a serial interface, speed and power down control logic, a reference input buffer, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by external reference) is given by:

$$2 REF \frac{CODE}{2^n} [V]$$

where REF is the reference voltage and CODE is the digital input value within the range of 0₁₀ to 2ⁿ–1, where n=12 (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

SERIAL INTERFACE

Explanation of data transfer: First, the device has to be enabled with \overline{CS} set to low. Then, a falling edge of FS starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new level.

The serial interface of the TLV5614IYE can be used in two basic modes:

- Four wire (with chip select)
- Three wire (without chip select)

Using chip select (four wire mode), it is possible to have more than one device connected to the serial port of the data source (DSP or microcontroller). The interface is compatible with the TMS320™ DSP family. Figure 15 shows an example with two TLV5614IYEs connected directly to a TMS320 DSP.




Figure 15. TMS320 Interface



If there is no need to have more than one device on the serial bus, then $\overline{\text{CS}}$ can be tied low. Figure 16 shows an example of how to connect the TLV5614IYE to a TMS320, SPI, or Microwire port using only three pins.




Figure 16. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the I/O pin connected to FS. If the word width is 8 bits (SPI and Microwire), two write operations must be performed to program the TLV5614IYE. After the write operation(s), the DAC output is updated automatically on the next positive clock edge following the sixteenth falling clock edge.

SERIAL CLOCK FREQUENCY AND UPDATE RATE

The maximum serial clock frequency is given by:

$$f_{SCLKmax} = \frac{1}{t_{wH(min)} + t_{wL(min)}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{UPDATEmax} = \frac{1}{16 \left(t_{WH(min)} + t_{WL(min)}\right)} = 1.25 \text{ MHz}$$

Note that the maximum update rate is a theoretical value for the serial interface since the settling time of the TLV5614IYE has to be considered also.

DATA FORMAT

The 16-bit data word for the TLV5614IYE consists of two parts:

• Control bits (D15 . . . D12)

New DAC value (D11 . . . D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
A1	A0	PWR	SPD	New DAC value (12 bits)											

X: don't care

SPD: Speed control bit. $1 \rightarrow \text{fast mode}$ $0 \rightarrow \text{slow mode}$ PWR: Power control bit. $1 \rightarrow \text{power down}$ $0 \rightarrow \text{normal operation}$

In power-down mode, all amplifiers within the TLV5614IYE are disabled. A particular DAC (A, B, C, D) of the TLV5614IYE is selected by A1 and A0 within the input word.

A1	A0	DAC
0	0	А
0	1	В
1	0	С
1	1	D



USING TLV5614IYE, WAFER CHIP SCALE PACKAGE (WCSP)


- TLV5614 DIE qualification was done using a wire-bonded small outline (SOIC) package and includes: steady state life, thermal shock, ESD, latch-up, and characterization. This qualified device is orderable as TLV5614ID.
- The wafer chip-scale package (WCS), TLV5614IYE, uses the same DIE as TLV5614ID, but is not qualified. WCS
 qualification, including board level reliability (BLR), is the responsibility of the customer.
- It is recommended that underfill be used for increased reliability. BLR is application dependent, but may include
 test such as: temperature cycling, drop test, key push, bend, vibration, and package shear.

The following WCSP information provides the user of the TLV5614IYE with some general guidelines for board assembly.

- Melting point of eutectic solder is 183°C.
- Recommended peak reflow temperatures are in the 220°C to 230°C range.
- The use of underfill is required. The use of underfill greatly reduces the risk of thermal mismatch fails.

Underfill is an epoxy/adhesive that may be added during the board assembly process to improve board level/system level reliability. The process is to dispense the epoxy under the dice after die attach reflow. The epoxy adheres to the body of the device and to the printed-circuit board. It reduces stress placed upon the solder joints due to the thermal coefficient of expansion (TCE) mismatch between the board and the component. Underfill material is highly filled with silica or other fillers to increase an epoxy's modulus, reduce creep sensitivity, and decrease the material's TCE.

The recommendation for peak flow temperatures of 220°C to 230°C is based on general empirical results that indicate that this temperature range is needed to facilitate good wetting of the solder bump to the substrate or circuit board pad. Lower peak temperatures may cause nonwets (cold solder joints).



NOTES:A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Figure 17. TLV5614IYE Wafer Chip Scale Package



TLV5614IYE INTERFACED TO TMS320C203 DSP

Hardware Interfacing

Figure 18 shows an example of how to connect the TLV5614IYE to a TMS320C203 DSP. The serial port is configured in burst mode, with FSX generated by the TMS320C203 to provide the frame sync (FS) input to the TLV5614IYE. Data is transmitted on the DX line, with the serial clock input on the CLKX line. The general-purpose input/output port bits IO0 and IO1 are used to generate the chip select (CS) and DAC latch update (LDAC) inputs to the TLV5614IYE. The active low power down (PD) is pulled high all the time to ensure the DACs are enabled.




Figure 18. TLV5614IYE Interfaced With TMS320C203

Software

The application example outputs a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal as the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses LDAC low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored in a look-up table, which describes two full periods of a sine wave.

The synchronous serial port of the DSP is used in burst mode. In this mode, the processor generates an FS pulse preceding the MSB of every data word. If multiple, contiguous words are transmitted, a violation of the tsu(C16–FS) timing requirement occurs. To avoid this, the program waits until the transmission of the previous word has been completed.

```
; Processor: TMS320C203 runnning at 40 MHz
 Description:
 This program generates a differential in-phase (sine) on (OUTA-OUTB) and it's quadrature
   (cosine) as a differential signal on (OUTC-OUTD).
 The DAC codes for the signal samples are stored as a table of 64 12-bit values, describing
 2 periods of a sine function. A rolling pointer is used to address the table location in
  the first period of this waveform, from which the DAC A samples are read. The samples for
 the other 3 DACs are read at an offset to this rolling pointer
   DAC
          Function
                       Offset from rolling pointer
   Α
          sine
   R
          inverse sine 16
   C
          cosine
          inverse cosine24
 The on-chip timer is used to generate interrupts at a fixed rate. The interrupt service
 routine first pulses LDAC low to update all DACs simultaneously with the values which
 were written to them in the previous interrupt. Then all 4 DAC values are fetched and
 written out through the synchronous serial interface. Finally, the rolling pointer is
 incremented to address the next sample, ready for the next interrupt.
 © 1998, Texas Instruments Inc.
```



```
;-----I/O and memory mapped regs ------
     .include "regs.asm"
.ps Oh
     b
           start
          int1
     b
     b
         int23
timer isr;
     b
----- variables -------
temp .equ 0060h
r_ptr .equ 0061h
iosr_stat .equ 0062h
DACa_ptr .equ 0063h
DACb_ptr .equ 0064h
DACc_ptr .equ 0065h
DACd_ptr .equ 0066h
;-----constants------
; DAC control bits to be OR'ed onto data
; all fast mode
DACa_control .equ 01000h
DACb_control .equ 05000h
DACc_control .equ 09000h
DACd_control .equ 0d000h
;----- tables -----
  .ds 02000h
sinevals
  .word 00800h
   .word 0097Ch
   .word 00AE9h
   .word 00C3Ah
   .word 00D61h
   .word 00E53h
   .word 00F07h
   .word 00F76h
   .word 00F9Ch
   .word 00F76h
   .word 00F07h
   .word 00E53h
   .word 00D61h
   .word 00C3Ah
   .word 00AE9h
   .word 0097Ch
   .word 00800h
   .word 00684h
   .word 00517h
   .word 003C6h
   .word 0029Fh
   .word 001ADh
   .word 000F9h
   .word 0008Ah
   .word 00064h
   .word 0008Ah
   .word 000F9h
   .word 001ADh
   .word 0029Fh
   .word 003C6h
   .word 00517h
   .word 00684h
   .word 00800h
   .word 0097Ch
   .word 00AE9h
   .word 00C3Ah
   .word 00D61h
   .word 00E53h
   .word 00F07h
   .word 00F76h
   .word 00F9Ch
   .word 00F76h
   .word 00F07h
   .word 00E53h
   .word 00D61h
   .word 00C3Ah
   .word 00AE9h
```



SLAS391A - JULY 2003 - REVISED AUGUST 2003

```
.word 0097Ch
   .word 00800h
   .word 00684h
   .word 00517h
   .word 003C6h
   .word 0029Fh
   .word 001ADh
   .word 000F9h
   .word 0008Ah
   .word 00064h
   .word 0008Ah
   .word 000F9h
   .word 001ADh
   .word 0029Fh
   .word 003C6h
   .word 00517h
   .word 00684h
; Main Program
 -----
      .ps 1000h
      .entry
start
; disable interrupts
 _____
            setc
           #0ffffh, IFR; clear all interrupts
      splk
      splk #0004h, IMR; timer interrupts unmasked
; set up the timer
; timer period set by values in PRD and TDDR
; period = (CLKOUT1 period) x (1+PRD) x (1+TDDR)
; examples for TMS320C203 with 40MHz main clock
; Timer rate TDDR PRD; 80 kHz 9 24 (18h); 50 kHz 9 39 (27h)
;-----
prd_val.equ 0018h
tcr val.equ 0029h
tcr_val.equ
      splk
            #0000h, temp; clear timer
            temp, TIM
      out
      splk
            #prd_val, temp; set PRD
      out
            temp, PRD
      splk
           #tcr_val, temp; set TDDR, and TRB=1 for auto-reload
      out temp, TCR
; Configure IOO/1 as outputs to be :
; IOO CS - and set high
; IO1 LDAC - and set high
;------
            temp, ASPCR; configure as output
      in
           temp
      lacl
      or
            #0003h
      sacl
           temp
            temp, ASPCR
temp, IOSR; set them high
      out
      in
            temp
      lacl
            #0003h
      or
           temp
      sacl
           temp, IOSR
      out
; set up serial port for
; SSPCR.TXM=1 Transmit mode - generate FSX ; SSPCR.MCM=1 Clock mode - internal clock source
; SSPCR.FSM=1 Burst mode
      splk #0000Eh, temp
      out
            temp, SSPCR; reset transmitter
      splk
           #0002Eh, temp
      out
            temp,SSPCR
```



```
; reset the rolling pointer
    lacl #000h
   sacl r_ptr
; enable interrupts
   clrc INTM ; enable maskable interrupts
; loop forever!
      idle
                   ; wait for interrupt
  next
           next
   ;------
   ;all else fails stop here
   ;-----
          done
                  ;hang there
   :-----
   ; Interrupt Service Routines
   :-----
          ; do nothing and return
             ; do nothing and return
   int23 ret
   timer isr:
     in
         iosr_stat, IOSR; store IOSR value into variable space
     lacl
         iosr stat
                 ; load acc with iosr status
         #0FFFDh
     and
                   ; reset IO1 - LDAC low
     sacl temp
         temp, IOSR;
     out
         #0002h
                  ; set IO1 - LDAC high
     or
     sacl temp
     out
        temp, IOSR;
        #0FFFEh
     and
                   ; reset IOO - CS low
     sacl temp
     out temp, IOSR;
                  ; load rolling pointer to accumulator
     lacl r_ptr
         #sinevals
     add
                   ; add pointer to table start
     sacl DACa_ptr
                  ; to get a pointer for next DAC a sample
     add
         #08h
                   ; add 8 to get to DAC C pointer
     sacl DACc_ptr
     add
         #08h
                  ; add 8 to get to DAC B pointer
     sacl DACb_ptr
                  ; add 8 to get to DAC D pointer
     add
         #08h
     sacl DACd ptr
     mar
         *,ar0
                  ; set ar0 as current AR
     ; DAC A
         ar0, DACa ptr; ar0 points to DAC a sample
     lar
         * ; get DAC a sample into accumulator
     lacl
         #DACa_control; OR in DAC A control bits
     sacl temp
         temp, SDTR; send data
   ;----;
   We must wait for transmission to complete before writing next word to the SDTR.;
   TLV5614/04 interface does not allow the use of burst mode with the full packet; rate, as
   we need a CLKX -ve edge to clock in last bit before FS goes high again,; to allow SPI
  compatibility.
   ;------
```





```
; wait long enough for this configuration
   rpt
         #016h
                       ; of MCLK/CLKOUT1 rate
   nop
   ; DAC B
   lar
         ar0, dacb_ptr; ar0 points to DAC a sample
   lacl
                     ; get DAC a sample into accumulator
         #DACb_control; OR in DAC B control bits
   or
   sacl
         temp
         temp, SDTR; send data
   out
         #016h
                       ; wait long enough for this configuration
   rpt
                       ; of MCLK/CLKOUT1 rate
   nop
; DAC C
         ar0, dacc ptr; ar0 points to dac a sample
   lar
   lacl
                       ; get DAC a sample into accumulator
   or
         #DACc control; OR in DAC C control bits
   sacl
            temp
             temp, SDTR; send data
   out
             #016h
                      ; wait long enough for this configuration
   rpt
                       ; of MCLK/CLKOUT1 rate
  nop
; DAC D
            lar
   lacl
         #dacd_control; OR in DAC D control bits
  or
   sacl
         temp
   out
         temp, SDTR; send data
                      ; load rolling pointer to accumulator
   lacl
         r_ptr
   add
         #1h
                      ; increment rolling pointer
         #001Fh
                      ; count 0-31 then wrap back round
   and
   sacl
         r ptr
                      ; store rolling pointer
                      ; wait long enough for this configuration
         \#016h
   rpt
   nop
                       ; of MCLK/CLKOUT1 rate
; now take CS high again
                     ; load acc with iosr status
         iosr stat
         #000\overline{1}h
                       ; set IOO - CS high
  or
   sacl
         temp
   out
         temp, IOSR;
                       ; re-enable interrupts
   clrc
         intm
   ret
                       ; return from interrupt
.end
```



TLV5614IYE INTERFACED TO MCS®51 MICROCONTROLLER

Hardware Interfacing

Figure 19 shows an example of how to connect the TLV5614IYE to an MCS®51 Microcontroller. The serial DAC input data and external control signals are sent via I/O Port 3 of the controller. The serial data is sent on the RxD line, with the serial clock output on the TxD line. Port 3 bits 3, 4, and 5 are configured as outputs to provide the DAC latch update (LDAC), chip select (CS) and frame sync (FS) signals for the TLV5614IYE. The active low power down pin (PD) of the TLV5614IYE is pulled high to ensure that the DACs are enabled.




Figure 19. TLV5614IYE Interfaced With MCS[®]51

Software

The example is the same as for the TMS320C203 in this data sheet, but adapted for a MCS[®]51 controller. It generates a differential in-phase (sine) signal between the VOUTA and VOUTB pins, and its quadrature (cosine) signal is the differential signal between VOUTC and VOUTD.

The on-chip timer is used to generate interrupts at a fixed frequency. The related interrupt service routine pulses $\overline{\text{LDAC}}$ low to update all 4 DACs simultaneously, then fetches and writes the next sample to all 4 DACs. The samples are stored as a look-up table, which describes one full period of a sine wave.

The serial port of the controller is used in Mode 0, which transmits 8 bits of data on RxD, accompanied by a synchronous clock on TxD. Two writes concatenated together are required to write a complete word to the TLV5614IYE. The $\overline{\text{CS}}$ and FS signals are provided in the required fashion through control of IO port 3, which has bit addressable outputs.

```
; Processor: 80C51
; Description:
; This program generates a differential in-phase
(sine) on (OUTA-OUTB); and it's quadrature (cosine)
 as a differential signal on (OUTC-OUTD).
; © 1998, Texas Instruments Inc.
NAME GENTO
                    CODE
MAIN SEGMENT
      SEGMENT
                    CODE
TSR
SINTBL SEGMENT
                    CODE
VAR1 SEGMENT
                    DATA
STACK SEGMENT
                    IDATA
; Code start at address 0, jump to start
   CSEG AT
   LJMP
        start
                       ; Execution starts at address 0 on power-up.
```



```
; Code in the timerO interrupt vector
;-----
   CSEG AT OBH
   LJMP timer0isr
                      ; Jump vector for timer 0 interrupt is 000Bh
; Global variables need space allocated
 ______
             VAR1
temp_ptr: DS
                    1
                 1
rolling ptr: DS
; Interrupt service routine for timer 0 interrupts
   RSEG
             ISR
timer0isr:
   PUSH
             PSW
   PUSH
             ACC
                       ; pulse LDAC low
   CLR
             INT1
   SETB
             INT1
                       ; to latch all 4 previous values at the same time
                       ; 1st thing done in timer isr => fixed period
   CLR
          TΟ
                        ; set CS low
   ; The signal to be output on each DAC is a sine function. One cycle of a sine wave is
   ; held in a table @ sinevals as 32 samples of msb, lsb pairs (64 bytes).
   ; We have ; one pointer which rolls round this table, rolling_ptr incrementing by
   ; 2 bytes (1 sample) on each interrupt (at the end of this routine).
   ; The DAC samples are read at an offset to this rolling pointer:
   ; DAC Function Offset from rolling_ptr
   ; A
          sine
                       0
          inverse sine 32
     В
          cosine
     C
          inverse cosine48
    D
          DPTR, #sinevals; set DPTR to the start of the table of sine signal values R7,rolling_ptr; R7 holds the pointer into the sine table
   VOM
   VOM
                     ; get DAC A msb
   VOM
          A.R7
                      ; msb of DAC A is in the ACC
   MOVC
         A,@A+DPTR
                       ; transmit it - set FS low
   CLR
          Т1
   MOV
          SBUF,A
                       ; send it out the serial port
   INC
          R7
                        ; increment the pointer in R7
                      ; to get the next byte from the table ; which is the lsb of this sample, now in ACC
   VOM
          A,R7
   MOVC
          A,@A+DPTR
   A MSB TX:
   JNB
          TI,A_MSB_TX ; wait for transmit to complete
                   ; clear for new transmit
   CLR
          TΙ
   MOV
                      ; and send out the 1sb of DAC A
          SBUF,A
   ; DAC C next
   ; DAC C codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives a cosine function
                 ; pointer in R7
   MOV
        A,R7
            \#0FH ; add 15 - already done one INC A, \#03FH ; wrap back round to 0 if > 64
   ADD
          A,#0FH
   ANL
                       ; pointer back in R7
   MOV
   MOVC
          A,@A+DPTR
                      ; get DAC C msb from the table
   ORL
                       ; set control bits to DAC C address
          A,#01H
A LSB TX:
   \overline{\mathsf{JNB}}
          TI, A LSB TX ; wait for DAC A lsb transmit to complete
   SETB
          Т1
                       ; toggle FS
   CLRT1
                      ; clear for new transmit
   CLR
          ΤТ
   MOV
          SBUF, A
                       ; and send out the msb of DAC C
   INC
          R7
                       ; increment the pointer in R7
          A,R7
                      ; to get the next byte from the table
   VOM
   MOVC
          A,@A+DPTR
                      ; which is the lsb of this sample, now in ACC
C MSB TX:
   JNB
          TI, C_MSB_TX ; wait for transmit to complete
                       ; clear for new transmit
   CLR
          SBUF,A
   MOV
                        ; and send out the 1sb of DAC C
```



```
; DAC B next
   ; DAC B codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives an inverted sine function
                       ; pointer in R7
   MOV
          A.R7
                       ; add 15 - already done one INC
   ADD
            A,#0FH
                       ; wrap back round to 0 if > 64
          A,#03FH
   ANL
   MOV
                        ; pointer back in R7
          R7,A
                       ; get DAC B msb from the table
   MOVC
        A,@A+DPTR
   ORL
             A,#02H
                       ; set control bits to DAC B address
C_LSB_TX:
   JNB
          TI,C_LSB_TX ; wait for DAC C lsb transmit to complete
   SETB
          T1
                       ; toggle FS
   CLR
          T1
                       ; clear for new transmit
   CLR
          ΤI
   MOV
          SBUF,A
                        ; and send out the msb of DAC B
    get DAC B LSB
         R7
   TNC
                        ; increment the pointer in R7
                       ; to get the next byte from the table
   VOM
          A,R7
   MOVC
        A,@A+DPTR
                        ; which is the lsb of this sample, now in ACC
B MSB TX:
          TI,B MSB TX ; wait for transmit to complete
   JNB
                      ; clear for new transmit
; and send out the lsb of DAC B
   CLR
   MOV
             SBUF,A
   ; DAC D next
   ; DAC D codes should be taken from 16 bytes (8 samples) further on
   ; in the sine table - this gives an inverted cosine function
          A,R7
   VOM
                       ; pointer in R7
   ADD
         A,#0FH
                       ; add 15 - already done one INC
                       ; wrap back round to 0 if > 64
   ANL
             A,#03FH
                     ; pointer back in R7 ; get DAC D msb from the table
   MOV
          R7,A
   MOVC A, @A+DPTR
          A,#03H
                       ; set control bits to DAC D address
   ORL
B LSB TX:
          TI,B_LSB_TX ; wait for DAC B lsb transmit to complete
   JNB
                       ; toggle FS
   SETB
          T1
   CLR
          Т1
        TI ; clear for new transmit
   CLR
                       ; and send out the msb of DAC D
MOV SBUF, A
                       ; increment the pointer in R7
   INC
                       ; to get the next byte from the table
   MOV
          A,R7
        A,@A+DPTR
   MOVC
                       ; which is the lsb of this sample, now in ACC
D MSB TX:
   JNB
          TI,D_MSB_TX ; wait for transmit to complete
                       ; clear for new transmit
   CLR
                        ; and send out the 1sb of DAC D
   MOV
          SBUF, A
   ; increment the rolling pointer to point to the next sample
   ; ready for the next interrupt
   MOV
          A,rolling_ptr
          A,#02H
                     ; add 2 to the rolling pointer
; wrap back round to 0 if > 64
   ADD
   ANL
          A,#03FH
   MOV
          rolling_ptr,A; store in memory again
D LSB TX:
          TI,D_LSB_TX ; wait for DAC D lsb transmit to complete TI ; clear for next transmit
   JNB
   CLR
   SETB
         T1
                        ; FS high
                        ; CS high
   SETB
          T0
   POP
          ACC
   POP
          PSW
   RETT
; Stack needs definition
   RSEG STACK
   DS 10h
                       ; 16 Byte Stack!
```



```
; Main program code
   RSEG MAIN
start:
   MOV
           SP, #STACK-1 ; first set Stack Pointer
   CLRA
           SCON,A ; set serial port 0 to mode 0
TMOD,#02H ; set timer 0 to mode 2 - auto-reload
THO,#038H ; set THO for 5kHs interrupts
INT1 ; set LDAC = 1
T1 ; set FS = 1
T0 ; set CS = 1
   VOM
   MOV
   VOM
   SETB
   SETB
   SETB
                          ; enable timer 0 interrupts
   SETB
           ET0
   SETB
           EΑ
                           ; enable all interrupts
   MOV
           rolling_ptr,A; set rolling pointer to 0
   SETB
           TR0
                       ; start timer 0
always:
   SJMP
                          ; while(1) !
           always
   RET
; Table of 32 sine wave samples used as DAC data
   RSEG SINTBL
     sinevals:
                 01000H
        DW
         DW
                 0903EH
        DW
                 05097H
                 0305CH
        DW
         DW
                 0B086H
        DW
                 070CAH
         DW
                 OFOEOH
         DW
                 OF06EH
         DW
                 0F039H
         DW
                 OF06EH
         DW
                 OFOEOH
         DW
                 070CAH
        DW
                 0B086H
         DW
                 0305CH
         DW
                 05097H
                 0903EH
        DW
        DW
                 01000H
         DW
                 06021H
        DW
                 0A0E8H
         DW
                 0C063H
                 040F9H
         DW
        DW
                 080B5H
        DW
                 0009FH
         DW
                 00051H
         DW
                 00026H
        DW
                 00051H
         DW
                 0009FH
         DW
                 080B5H
         DW
                 040F9H
         DW
                 0C063H
         DW
                 0A0E8H
         DW 06021H
     END
```

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265