查询TLV5633供应商

#### 捷多邦,专业PCB打样工厂,24/**丁社V5633C,TLV5633I** 2.7 V TO 5.5 V LOW POWER 12-BIT DIGITAL-TO-ANALOG **CONVERTERS WITH INTERNAL REFERENCE AND POWER DOWN** SLAS190B - MARCH 1999 - REVISED AUGUST 2003

DW OR PW PACKAGE

(TOP VIEW)

20 D1 D1

19 D0 18 CS

17 WE

16 LDAC

15 **PWR** 

13 OUT

12 REF

11 AVDD

14 AGND

D2 [

D3

D4 3

D5 [

D7 [ 6

A1 Π 7

A0 [ 8

SPD [ 9

DV<sub>DD</sub> L

4 D6 [

5

10

- 12-Bit Voltage Output DAC
- **Programmable Internal Reference**
- Programmable Settling Time vs Power Consumption 1 µs in Fast Mode
  - 3.5 µs in Slow Mode
- 8-Bit µController Compatible Interface
- Differential Nonlinearity . . . < 0.5 LSB Typ
- Voltage Output Range ... 2x the **Reference Voltage**
- **Monotonic Over Temperature**

#### applications

- **Digital Servo Control Loops**
- **Digital Offset and Gain Adjustment**
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

#### description

The TLV5633 is a 12-bit voltage output digital-to-analog converter (DAC) with an 8-bit microcontroller compatible parallel interface. The 8 LSBs, the 4 MSBs, and 5 control bits are written using three different addresses. Developed for a wide range of supply voltages, the TLV5633 can be operated from 2.7 V to 5.5 V.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class A (slow mode: AB) output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation. With its on-chip programmable precision voltage reference, the TLV5633 simplifies overall system design. Because of its ability to source up to 1 mA, the internal reference can also be used as a system reference. The settling time and the reference voltage can be chosen by a control register.

Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in 20-pin SOIC and TSSOP packages in standard commercial and industrial temperature ranges.

	ATAIEABEE OF HOM	0
	PACK	AGE
TA	SOIC (DW)	TSSOP (PW)
0°C to 70°C	TLV5633CDW	TLV5633CPW
–40°C to 85°C	TLV5633IDW	TLV5633IPW


AVAILABLE OPTIONS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### functional block diagram



#### **Terminal Functions**

TERM	IINAL		DESCRIPTION
NAME	NO.	I/O/P	DESCRIPTION
A1, A0	7, 8	I	Address input
AGND	14	Р	Ground
AVDD	11	Р	Positive power supply (analog part)
CS	18	I	Chip select. Digital input active low, used to enable/disable inputs
D0 – D1	19, 20	I	Data input
D2 – D7	1–6	I	Data input
DVDD	10	Р	Positive power supply (digital part)
LDAC	16	I	Load DAC. Digital input active low, used to load DAC output
OUT	13	0	DAC analog voltage output
PWR	15	I	Power down. Digital input active low
REF	12	I/O	Analog reference voltage input/output
SPD	9	I	Speed select. Digital input
WE	17	I	Write enable. Digital input active low, used to latch data



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage (DV <sub>DD</sub> , AV <sub>DD</sub> to AGND)	
Supply voltage difference range, AV <sub>DD</sub> – DV <sub>DD</sub>	
Reference input voltage range	$\dots - 0.3 \text{ V to V}_{\text{DD}} + 0.3 \text{ V}$
Digital input voltage range	$\dots - 0.3 \text{ V to V}_{\text{DD}} + 0.3 \text{ V}$
Operating free-air temperature range, TA: TLV5633C	
TLV5633I	–40°C to 85°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
	5-V operation	4.5	5	5.5	V
Supply voltage, DV <sub>DD</sub> , AV <sub>DD</sub>	3-V operation	2.7	3	3.3	V
Supply voltage difference, $\Delta V_{DD} = AV_{DD} - DV_{DD}$		0	0	0	V
Power on reset voltage, POR		0.55		2	V
	DV <sub>DD</sub> = 2.7 V	2			
High-level digital input voltage, VIH	DV <sub>DD</sub> = 5.5 V	2.4			V
Level state for a fear of the set	DV <sub>DD</sub> = 2.7 V			0.6	
Low-level digital input voltage, VIL	DV <sub>DD</sub> = 5.5 V			1	V
Reference voltage, $V_{ref}$ to REF terminal (5-V supply), See Note 1		AGND	2.048	AV <sub>DD</sub> -1.5	V
Reference voltage, V <sub>ref</sub> to REF terminal (3-V supply), See Note 1		AGND	1.024	AV <sub>DD</sub> -1.5	V
Load resistance, RL		2			kΩ
Load capacitance, CL				100	pF
On aroting free oir temperature T	TLV5633C	0		70	°C
Operating free-air temperature, T <sub>A</sub>	TLV5633I	-40		85	-0

NOTE 1: Due to the x2 output buffer, a reference input voltage  $\ge$  AV<sub>DD/2</sub> causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### electrical characteristics over recommended operating free-air temperature range, V<sub>ref</sub> = 2.048 V, V<sub>ref</sub> = 1.024 V (unless otherwise noted)

#### power supply

	PARAMETER TEST CONDITIONS					MIN	TYP	MAX	UNIT	
					Fast		2.3	2.8	mA	
			$AV_{DD} = 5 V,$	REF on	Slow		1.3	1.6	mA	
IDD		No load, All inputs = AGND or DV <sub>DD</sub> , DAC latch = 0x800	$DV_{DD} = 5 V$	DEE . "	Fast		1.9	2.4	mA	
	Power supply current			REF off	Slow		0.9	1.2	mA	
			AV <sub>DD</sub> = 3 V, DV <sub>DD</sub> = 3 V	REF on	Fast		2.1	2.6	mA	
					Slow		1.2	1.5	mA	
				REF off	Fast		1.8	2.3	mA	
					Slow		0.9	1.1	mA	
	Power down supply current						0.01	1	μΑ	
DODD	Developments and setting and the	Zero scale, external reference	nce, See Note 2				-60		.10	
PSRR	Power supply rejection ratio	Full scale, external reference,	See Note 3				-60		dB	

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying AVDD and is given by: PSRR = 20 log [(E<sub>ZS</sub>(AV<sub>DD</sub>max) - E<sub>ZS</sub>(AV<sub>DD</sub>min))/AV<sub>DD</sub>max]

3. Power supply rejection ratio at full scale is measured by varying AV<sub>DD</sub> and is given by:  $PSRR = 20 \log [(E_G(AV_Dmax) - E_G(AV_Dmin))/AV_Dmax]$ 

#### static DAC specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution			12		bits
INL	Integral nonlinearity, end point adjusted	$R_L$ = 10 k $\Omega$ , $C_L$ = 100 pF, See Note 4		±1.2	±3	LSB
DNL	Differential nonlinearity	$R_L$ = 10 k $\Omega$ , $C_L$ = 100 pF, See Note 5		±0.3	±0.5	LSB
EZS	Zero-scale error (offset error at zero scale)	See Note 6			20	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See Note 7		20		ppm/°C
E <sub>G</sub>	Gain error	See Note 8			±0.3	% full scale V
E <sub>G</sub> TC	Gain error temperature coefficient	See Note 9		20		ppm/°C

NOTES: 4. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors (see text).

5. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero (see text).

7. Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS} (T_{max}) - E_{ZS} (T_{min})]/2V_{ref} \times 10^6/(T_{max} - T_{min})$ . 8. Gain error is the deviation from the ideal output ( $2V_{ref} - 1 LSB$ ) with an output load of 10 k $\Omega$  excluding the effects of the zero-error. 9. Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G (T_{min})]/2V_{ref} \times 10^6/(T_{max} - T_{min})$ .

#### output specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VO	Output voltage	RL = 10 kΩ			$AV_{DD}-0.4$	V
	Output load regulation accuracy	$V_{O}$ = 4.096 V, 2.048 V, $R_{L}$ = 2 k $\Omega$			±0.29	% full scale V



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

# electrical characteristics over recommended operating free-air temperature range, $V_{ref} = 2.048 V$ , $V_{ref} = 1.024 V$ (unless otherwise noted) (Continued)

#### reference pin configured as output (REF)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref(OUTL)</sub>	Low reference voltage		1.003	1.024	1.045	V
V <sub>ref</sub> (OUTH)	High reference voltage	$AV_{DD} = DV_{DD} > 4.75 V$	2.027	2.048	2.069	V
Iref(source)	Output source current				1	mA
Iref(sink)	Output sink current		-1			mA
PSRR	Power supply rejection ratio			-48		dB

#### reference pin configured as input (REF)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT		
VI	Input voltage				0		AVDD-1.5	V		
RI	Input resistance					10		MΩ		
СІ	Input capacitance					5		pF		
	Defense and here the diffe			Fast		900				
	Reference input bandwidth	$REF = 0.2 V_{pp} + 1.024 V dc$		Slow		500		kHz		
				Fast			-87		JD	
			10 kHz	Slow		-77		dB		
	Harmonic distortion, reference input	REF = 1 $V_{pp}$ + 2.048 V dc, AV <sub>DD</sub> = 5 V	50.111-	Fast		-74		JD		
	input	50 KHZ	50 KHZ	50 KHZ	50 kHz	Slow		-61		dB
			100 kHz	Fast		-66		dB		
	Reference feedthrough	REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see	Note 10)			-80		dB		

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

#### digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Iн	High-level digital input current	$V_I = DV_{DD}$			1	μΑ
۱ <sub>IL</sub>	Low-level digital input current	$V_{I} = 0 V$	-1			μΑ
Cl	Input capacitance			8		pF



#### operating characteristics over recommended operating free-air temperature range, V<sub>ref</sub> = 2.048 V, and V<sub>ref</sub> = 1.024 V, (unless otherwise noted)

#### analog output dynamic performance

	PARAMETER	TE	ST CONDITIONS		MIN	TYP	MAX	UNIT
	Output a still an time of all a sole	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF,	Fast		1	3	_
<sup>t</sup> s(FS)	Output settling time, full scale	See Note 11	_	Slow		3.5	7	μs
		R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF,	Fast		0.5	1.5	
<sup>t</sup> s(CC)	Output settling time, code to code	See Note 12		Slow		1	2	μs
0.0	Olympicate	R <sub>L</sub> = 10 kΩ,	C <sub>L</sub> = 100 pF,	Fast	6	10		N// -
SR	Slew rate	See Note 13		Slow	1.2	1.7		V/µs
	Glitch energy	$\frac{\text{DIN} = 0 \text{ to } 1,}{\text{CS} = \text{V}_{\text{DD}}}$	f <sub>CLK</sub> = 100 kHz,			5		nV–S
SNR	Signal-to-noise ratio				73	78		
SINAD	Signal-to-noise + distortion	f <sub>s</sub> = 480 kSPS,	f <sub>B</sub> = 20 kHz, f <sub>out</sub> =	1 kHz,	61	67		10
THD	Total harmonic distortion	$R_{L} = 10 \text{ k}\Omega_{,,}$				-69	-62	dB
SFDR	Spurious free dynamic range	]			63	74		

NOTES: 11. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF or 0xFDF to 0x020 respectively.

12. Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of one count.


13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

#### digital input timing requirements

		MIN	NOM	MAX	UNIT
t <sub>su</sub> (CS–WE)	Setup time, CS low before negative WE edge	15			ns
t <sub>su(D)</sub>	Setup time, data ready before positive WE edge	10			ns
t <sub>su(A)</sub>	Setup time, addresses ready before positive WE edge	20			ns
<sup>t</sup> h(DA)	Hold time, data and addresses held valid after positive $\overline{WE}$ edge	5			ns
t <sub>su</sub> (WE-LD)	Setup time, positive WE edge before LDAC low	5			ns
<sup>t</sup> wH(WE)	Pulse duration, WE high	20			ns
<sup>t</sup> w(LD)	Pulse duration, LDAC low	23			ns




SLAS190B - MARCH 1999 - REVISED AUGUST 2003



PARAMETER MEASUREMENT INFORMATION

Figure 2. Example of a Complete Write Cycle (MSW, LSW) Using LDAC for Update






TEXAS

SLAS190B - MARCH 1999 - REVISED AUGUST 2003


#### **TYPICAL CHARACTERISTICS**







**TYPICAL CHARACTERISTICS** 





SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### **TYPICAL CHARACTERISTICS**




Figure 12



SLAS190B – MARCH 1999 – REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

#### general function

The TLV5633 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel interface, a speed and power down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer. The output voltage (full scale determined by reference) is given by:

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).

#### parallel interface

The device latches data on the positive edge of  $\overline{WE}$ . It must be enabled with  $\overline{CS}$  low. Whether the data is written to one of the DAC holding latches (MSW, LSW) or the control register depends on the address bits A1 and A0. LDAC low updates the DAC with the value in the holding latch. LDAC is an asynchronous input and can be held low, if a separate update is not necessary. However, to control the DAC using the load feature, there should be approximately a 5 ns delay after the positive  $\overline{WE}$  edge before driving LDAC low. Two more asynchronous inputs, SPD and  $\overline{PWR}$  control the settling times and the power-down mode:

SPD:	Speed control	$1 \rightarrow fast mode$	$0 \rightarrow \text{slow mode}$
PWR:	Power control	$1 \rightarrow normal operation$	$0 \rightarrow power down$

It is also possible to program the different modes (fast, slow, power down) and the DAC update latch using the control register. The following tables list the possible combinations of control signals and control bits.

PIN	BIT	NODE	
SPD	SPD	MODE	
0	0	Slow	
0	1	Fast	
1	0	Fast	
1	1	Fast	

PIN	BIT	POWER	
PWR	PWD		
0	0	Down	
0	1	Down	
1	0	Normal	
1	1	Down	

PIN	BIT	LATCH	
LDAC	RLDAC		
0	0	Transparent	
0	1	Transparent	
1	0	Hold	
1	1	Transparent	



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

#### data format

The TLV5633 writes data either to one of the DAC holding latches or to the control register depending on the address bits A1 and A0.

ADDRESS BITS			
A1	A0 REGISTER		
0	0	DAC LSW holding	
0	1	DAC MSW holding	
1	0	Reserved	
1	1	Control	

The following table lists the meaning of the bits within the control register.

D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	REF1	REF0	RLDAC	PWR	SPD
X‡	X†	X‡	0†	0†	0†	0†	0†

<sup>†</sup> Default values

X: don't care SPD: Speed control bit

PWR: Power control bit RLDAC: Load DAC latch

 $1 \rightarrow \text{power down}$  $1 \rightarrow \text{latch transparent}$ 

 $1 \rightarrow \text{fast mode}$ 

 $0 \rightarrow$  slow mode  $0 \rightarrow$  normal operation

 $0 \rightarrow \text{DAC}$  latch controlled by LDAC pin

REF1 and REF0 determine the reference source and the reference voltage.

REFERENCE BITS			
REF1 REF0 REFERENCE			
0	0	External	
0	1	1.024 V	
1	0	2.048 V	
1	1	External	

If an external reference voltage is applied to the REF pin, external reference must be selected.

#### layout considerations

To achieve the best performance, it is recommended to have separate power planes for GND,  $AV_{DD}$ , and  $DV_{DD}$ . Figure 13 shows how to lay out the power planes for the TLV5633. As a general rule, digital and analog signals should be separated as wide as possible. To avoid crosstalk, analog and digital traces must not be routed in parallel. The two positive power planes ( $AV_{DD}$  and  $DV_{DD}$ ) should be connected together at one point with a ferrite bead.


A 100-nF ceramic low series inductance capacitor between  $DV_{DD}$  and GND and a 1- $\mu$ F tantalum capacitor between  $AV_{DD}$  and GND placed as close as possible to the supply pins are recommended for optimal performance.



00 - MARCH 1999 - REVISED A00031 2003

#### **APPLICATION INFORMATION**

#### layout considerations (continued)





#### linearity, offset, and gain error using single end supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

The offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full scale code and the lowest code that produces a positive output voltage.


#### TLV5633 interfaced to an Intel MCS<sup>®</sup>51 controller


The circuit in Figure 15 shows how to interface the TLV5633 to an Intel MCS<sup>®</sup>51 microcontroller. The address bus and the data bus of the controller are multiplexed on port 0 (non page mode) to save port pins. To separate the address bits and the data bits, the controller provides a dedicated signal, address latch enable (ALE), which is connected to a latch at port 0.

An address decoder is required to generate the chip select signal for the TLV5633. In this example, a simple 3-to-8 decoder (74AC138) is used for the interface as shown in Figure 15. The DAC is memory mapped at addresses 0x8000/1/2/3 within the data memory address space and mirrored every 32 address locations (0x8020/1/2/3, 0x8040/1/2/3, etc.). In a typical microcontroller system, programmable logic should be used to generate the chip select signals for the entire system.

The data pins and the  $\overline{WE}$  pin of the TLV5633 can be connected directly to the multiplexed address and data bus and the  $\overline{WR}$  signal of the controller.

The application uses the TLV5633 device's internal reference at 2.048 V. The LDAC pin is connected to P3.5 and is used to update the DAC after both data bytes have been written.





MCS is a registered trademark of Intel Corporation.



SLAS190B – MARCH 1999 – REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

#### software

In the following example, the code generates a waveform at 20 KSPS with 32 samples stored in a table within the program memory space of the microcontroller.

The waveform data is located in the program memory space at segment SINTBL beginning with the MSW of the first 16-bit word (the 4 MSBs are ignored), followed by the LSW. Two bytes are required for each DAC word (the table is not shown in the code example).

The program consists of two parts:

- A main routine, which is executed after reset and which initializes the timer and the interrupt system of the microcontroller.
- An interrupt service routine, which reads a new value from the waveform table and writes it to the DAC.

```
;-----
; File:
     WAVE.A51
; Function: wave generation with TLV5633
; Processors: 80C51 family (running at 12MHz)
; Software: ASM51 assembler, Keil BL51 code-banking linker
; (C) 1999 Texas Instruments
_____
; Program function declaration
NAME WAVE
MAINSEGMENTCODEISRSEGMENTCODEWAVTBLSEGMENTCODEVAR1SEGMENTDATA
STACK
    SEGMENT
          IDATA
:-----
; Code start at address 0, jump to start
:-----
                  _____
CSEG AT 0
  LJMP start
          ; Execution starts at address 0 on power-up.
; Code in the timer0 interrupt vector
CSEG AT OBH
   LJMP timer0isr ; Jump vector for timer 0 interrupt is 000Bh
  _____
; Define program variables
;-----
RSEG VAR1
rolling ptr: DS 1
```



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

```
:-----
; Interrupt service routine for timer 0 interrupts
;-----
                                            _____
  RSEG ISR
timer0isr:
  PUSH PSW
  PUSH ACC
  ; The signal to be output on the dac is stored in a table
  ; as 32 samples of msb, lsb pairs (64 bytes).
  ; The pointer, rolling_ptr, rolls round the table of samples
  ; incrementing by 2 bytes (1 sample) on each interrupt
  ; (at the end of this routine).
  MOV
       DPTR, #wavetable ; set DPTR to the start of the table
  MOV
       R0, #001H
                   ; R0 selects DAC MSW
       A, rolling_ptr ; ACC loaded with the pointer into the wave table
  MOV
  MOVC A,@A+DPTR ; get msb from the table
                  ; write DAC MSW
  MOVX @R0, A
      R0, #000H
                  ; R0 selects DAC LSW
  MOV
  MOV
     A, rolling ptr ; move rolling pointer back in to ACC
  TNC
      Α
                 ; increment ACC holding the rolling pointer
  MOVC A, @A+DPTR ; which is the lsb of this sample, now in ACC
  MOVX @R0, A
                  ; write DAC LSW
  MOV
       A, rolling ptr ; load ACC with rolling pointer again
  INC
      A
                  ; increment the ACC twice, to get next sample
  TNC
      Α
      A,#003FH
  ANT.
                   ; wrap back round to 0 if >64
  MOV
      rolling_ptr,A ; move value held in ACC back to the rolling pointer
  CLB
       т1
                   ; set LDACB = 0 (update DAC)
  SETB T1
                   ; set LDACB = 1
  POP
       ACC
  POP
      PSW
  RETI
; Set up stack
;-----
                _____
  RSEG STACK
  DS 10h ; 16 Byte Stack!
; Main Program
 _____
             _____
  RSEG MAIN
start:
      SP,#STACK-1 ; first set Stack Pointer
  MOV
  CLR
      A
     rolling ptr,A; set rolling pointer to 0
  MOV
  MOV
      TMOD,#002H ; set timer 0 to mode 2 - auto-reload
  MOV
      THO,#OCEH
                ; set timer 2 re-load value for 20 kHz interrupts
                ; set A15 of address bus high to 'memory map'
  MOV
       P2, #080H
                 ; device up beyond used address space
```



#### **APPLICATION INFORMATION**

SETB	Τ1	; set LDACB = 1 (on P3.5)			
	R0, #003H A, #011H	<pre>; TLV5633 setup ; R0 selects control register ; LOAD ACC with control register value: ; REF1=1, REF0=0 -&gt; 2.048V internal reference ; RLDAC=0 -&gt; use LDACB pin to control DAC ; PD=0 -&gt; DAC enabled ; SPD=1 -&gt; FAST mode ; write control word:</pre>			
MOVX	@R0, A	; write DAC control word			
SETB SETB SETB	ETO EA TRO	; enable timer 0 interrupts ; enable all interrupts ; start timer 0			
always: SJMP RET	always				
;; Table of 32 wave samples used as DAC data					
RSEG WAVTBL wavetable: ;insert 32 samples here .END					



SLAS190B - MARCH 1999 - REVISED AUGUST 2003

#### **APPLICATION INFORMATION**

#### definitions of specifications and terminology

#### integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

#### zero-scale error (E<sub>ZS</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### gain error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

#### signal-to-noise ratio + distortion (SINAD)

Signal-to-noise ratio + distortion is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

#### total harmonic distortion (THD)

Total harmonic distortion is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental signal and is expressed in decibels.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

#### Mailing Address:

Post Office Box 655303 Dallas, Texas 75265

**Texas Instruments** 

Copyright © 2003, Texas Instruments Incorporated