# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003


## features

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance up to –55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree†
- Dual 12-Bit Voltage Output DAC
- Programmable Internal Reference
- Programmable Settling Time:
   1 μs in Fast Mode,
   3.5 μs in Slow Mode
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Compatible With TMS320 and SPI™ Serial Ports
- Differential Nonlinearity <0.5 LSB Typ</li>
- Monotonic Over Temperature

# applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices



# description

The TLV5638 is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface allows glueless interface to TMS320 and SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by a x2 gain rail-to-rail output buffer. The buffer features a Class AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed vs power dissipation. With its on-chip programmable precision voltage reference, the TLV5638 simplifies overall system design.

Because of its ability to source up to 1 mA, the reference can also be used as a system reference. Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package to reduce board space.

#### ORDERING INFORMATION

TA	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC - D	Tape and reel	TLV5638QDREP	5638QE
–55°C to 125°C	SOIC - D	Tape and reel	TLV5638MDREP	5638ME

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.


Microwire is a trademark of National Semiconductor Corporation.



# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

# functional block diagram



# **Terminal Functions**

TERM	INAL	I/O/P	DESCRIPTION
NAME	NO.	1/0/P	DESCRIPTION
AGND	5	Р	Ground
CS	3	I	Chip select. Digital input active low, used to enable/disable inputs
DIN	1	I	Digital serial data input
OUT A	4	0	DAC A analog voltage output
OUT B	7	0	DAC B analog voltage output
REF	6	I/O	Analog reference voltage input/output
SCLK	2	Ī	Digital serial clock input
$V_{DD}$	8	Р	Positive power supply



# TLV5638-EP 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (V <sub>DD</sub> to AGND)	
Reference input voltage range	
Digital input voltage range	0.3 V to V <sub>DD</sub> + 0.3 V
Operating free-air temperature range, T <sub>A</sub> : TLV5638Q (see Note 1)	–40°C to 125°C
TLV5638M (see Note 1)	–55°C to 125°C
Storage temperature range, T <sub>stg</sub> (see Note 1)	–65°C to 150°C
Package thermal impedance, θ <sub>JA</sub> : D package	131°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds .	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Summit voltage V	V <sub>DD</sub> = 5 V	4.5	5	5.5	V
Supply voltage, V <sub>DD</sub>	V <sub>DD</sub> = 3 V	2.7	3	3.3	V
Power on reset, POR		0.55		2	V
High-level digital input voltage, VIH	V <sub>DD</sub> = 2.7 V to 5.5 V	2			٧
Low-level digital input voltage, V <sub>IL</sub>	V <sub>DD</sub> = 2.7 V to 5.5 V			0.8	V
Reference voltage, V <sub>ref</sub> to REF terminal	V <sub>DD</sub> = 5 V (see Note 1)	AGND	2.048	V <sub>DD</sub> −1.5	٧
Reference voltage, V <sub>ref</sub> to REF terminal	V <sub>DD</sub> = 3 V (see Note 1)	AGND	1.024	V <sub>DD</sub> −1.5	V
Load resistance, R <sub>L</sub>	•	2			kΩ
Load capacitance, CL				100	pF
Clock frequency, fCLK				20	MHz
On another force of the second sections. To	TLV5638Q (see Note 2)	-40		125	°C
Operating free-air temperature, TA	TLV5638M (see Note 2)	-55		125	1

- NOTES: 1. Due to the x2 output buffer, a reference input voltage ≥ (V<sub>DD</sub>-0.4 V)/2 causes clipping of the transfer function. The output buffer of the internal reference must be disabled, if an external reference is used.
  - 2. Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See www.ti.com/ep\_quality for additional information on enhanced plastic packaging.

# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

electrical characteristics over recommended operating conditions, V<sub>ref</sub> = 2.048 V, V<sub>ref</sub> = 1.024 V (unless otherwise noted)

## power supply

	PARAMETER	TEST CO	NDITIONS		MIN	TYP	MAX	UNIT
			V <sub>DD</sub> = 5 V,	Fast		4.3	7	mA
		No load, All inputs = AGND or V <sub>DD</sub> , DAC latch = 0x800	Int. ref.	Slow		2.2	3.6	ША
	Power supply current		V <sub>DD</sub> = 3 V,	Fast		3.8	6.3	mA
IDD			Int. ref.	Slow		1.8	3.0	ША
			V <sub>DD</sub> = 5 V, Ext. ref.	Fast		3.9	6.3	mA
				Slow		1.8	3.0	ША
			V <sub>DD</sub> = 3 V,	Fast		3.5	5.7	mA
			Ext. ref.	Slow		1.5	2.6	ША
	Power-down supply current					0.01	10	μΑ
PSRR	Power aupply rejection ratio	Zero scale, See No	te 2			-65		dB
FORK	Power supply rejection ratio	Full scale, See Note 3				-65		uБ

NOTES: 3. Power supply rejection ratio at zero scale is measured by varying VDD and is given by:  $PSRR = 20 log [(E_{ZS}(V_{DD}max) - E_{ZS}(V_{DD}min))/V_{DD}max]$ 

4. Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by:  $PSRR = 20 \log [(E_G(V_{DD}max) - E_G(V_{DD}min))/V_{DD}max]$ 

# static DAC specifications

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		12			bits
INL	Integral nonlinearity, end point adjusted	See Note 4		±1.7	±6	LSB
DNL	Differential nonlinearity	See Note 5		±0.4	±1	LSB
EZS	Zero-scale error (offset error at zero scale)	See Note 6			±24	mV
E <sub>ZS</sub> TC	Zero-scale-error temperature coefficient	See Note 7		10		ppm/°C
EG	Gain error	See Note 8			±0.6	% full scale V
E <sub>G</sub> T <sub>C</sub>	Gain error temperature coefficient	See Note 9		10		ppm/°C

- NOTES: 5. The relative accuracy or integral nonlinearity (INL) sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors. Tested from code 32 to 4095.
  - 6. The differential nonlinearity (DNL) sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
  - 7. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

  - Zero-scale-error temperature coefficient is given by: E<sub>ZS</sub> TC = [E<sub>ZS</sub> (T<sub>max</sub>) E<sub>ZS</sub> (T<sub>min</sub>)]/V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).
     Gain error is the deviation from the ideal output (2V<sub>ref</sub> 1 LSB) with an output load of 10 kΩ excluding the effects of the zero-error.
     Gain temperature coefficient is given by: E<sub>G</sub> TC = [E<sub>G</sub>(T<sub>max</sub>) E<sub>G</sub> (T<sub>min</sub>)]/V<sub>ref</sub> × 10<sup>6</sup>/(T<sub>max</sub> T<sub>min</sub>).



# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

electrical characteristics over recommended operating conditions,  $V_{ref}$  = 2.048 V,  $V_{ref}$  = 1.024 V (unless otherwise noted) (continued)

# output specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
۷o	Output voltage	$R_L = 10 \text{ k}\Omega$	0		V <sub>DD</sub> -0.4	V
	Output load regulation accuracy	$V_{O} = 4.096 \text{ V}, 2.048 \text{ V}, R_{L} = 2 \text{ k}\Omega$			±0.25	% full scale V

# reference pin configured as output (REF)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ref</sub> (OUTL)	Low reference voltage		1.003	1.024	1.045	V
V <sub>ref</sub> (OUTH)	High reference voltage	V <sub>DD</sub> > 4.75 V	2.027	2.048	2.069	V
I <sub>ref(source)</sub>	Output source current				1	mA
I <sub>ref(sink)</sub>	Output sink current		-1			mA
	Load capacitance				100	pF
PSRR	Power supply rejection ratio			-65		dB

# reference pin configured as input (REF)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
٧ı	Input voltage			0		V <sub>DD-1.5</sub>	V
R <sub>I</sub>	Input resistance				10		МΩ
Cl	Input capacitance				5		pF
	Deference input bandwidth	DEE 0.2 V 1.4 0.24 V do	Fast		1.3		MHz
	Reference input bandwidth	REF = $0.2 \text{ V}_{pp} + 1.024 \text{ V dc}$	Slow		525		kHz
	Reference feedthrough REF = 1 V <sub>pp</sub> at 1 kHz + 1.024 V dc (see Note 10)			-80		dB	

NOTE 11: Reference feedthrough is measured at the DAC output with an input code = 0x000.

# digital inputs

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lн	High-level digital input current	$V_I = V_{DD}$			1	μΑ
IIL	Low-level digital input current	V <sub>I</sub> = 0 V	-1			μΑ
Ci	Input capacitance			8		pF

# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

# electrical characteristics over recommended operating conditions (unless otherwise noted) (continued)

# analog output dynamic performance

	PARAMETER	TEST	CONDITIONS		MIN	TYP	MAX	UNIT
	Output pattling time full cools	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF,	Fast		1	3	
t <sub>s</sub> (FS)	Output settling time, full scale	See Note 11		Slow		3.5	7	μs
t (00)	Output cottling time, and to and	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF,	Fast		0.5	1.5	
ts(CC)	Output settling time, code to code	See Note 12		Slow		1	2	μs
SR	Slew rate	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF,	Fast		12		V/µs
SIX	Siew rate	See Note 13		Slow		1.8		ν/μδ
	Glitch energy	$\frac{DIN}{CS} = 0 \text{ to } 1,$ $\frac{DIN}{CS} = V_{DD}$	FCLK = 100 kH	łz,		5		nV-s
SNR	Signal-to-noise ratio				69	74		
S/(N+D)	Signal-to-noise + distortion	f <sub>S</sub> = 480 kSPS,	f <sub>out</sub> = 1 kHz,		58	67		dB
THD	Total harmonic distortion	$R_L = 10 \text{ k}\Omega$ ,	C <sub>L</sub> = 100 pF			-69	<b>–</b> 57	uв
	Spurious free dynamic range				57	72		

- NOTES: 12. Settling time is the time for the output signal to remain within ±0.5 LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.
  - 13. Settling time is the time for the output signal to remain within ± 0.5 LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.
  - 14. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% full-scale voltage.

# digital input timing requirements

		MIN	NOM	MAX	UNIT
t <sub>su(CS-CK)</sub>	Setup time, CS low before first negative SCLK edge	10			ns
tsu(C16-CS)	Setup time, 16 <sup>th</sup> negative SCLK edge (when D0 is sampled) before CS rising edge	10			ns
t <sub>wH</sub>	SCLK pulse width high	25			ns
$t_{WL}$	SCLK pulse width low	25			ns
t <sub>su(D)</sub>	Setup time, data ready before SCLK falling edge	10			ns
th(D)	Hold time, data held valid after SCLK falling edge	5		·	ns

SGLS130A - JULY 2002 - REVISED JULY 2003

# PARAMETER MEASUREMENT INFORMATION






Figure 1. Timing Diagram

## TYPICAL CHARACTERISTICS






## TYPICAL CHARACTERISTICS

# **SUPPLY CURRENT** vs FREE-AIR TEMPERATURE $V_{DD} = 3 V$ V<sub>ref</sub> = Int. 1 V Input Code = Full Scale (Both DACs) IDD - Supply Current - mA 3.5 **Fast Mode** 3 2.5 2 Slow Mode 1.5 1 0.5 -40-30-20-10 0 10 20 30 40 50 60 70 80 90 T<sub>A</sub> - Free-Air Temperature - °C

SGLS130A - JULY 2002 - REVISED JULY 2003

Figure 4



**OUTPUT VOLTAGE LOAD CURRENT** 2.064  $V_{DD} = 3 V$ **Fast Mode** V<sub>ref</sub> = Int. 1 V 2.062 Input Code = 4095 - Output Voltage - V 2.06 **Slow Mode** 2.058 2.056 O 2.054 2.052 2.05 0 0.5 1.5 2 2.5 3 3.5 Source Current - mA

Figure 5





Figure 7



SGLS130A - JULY 2002 - REVISED JULY 2003

# **TYPICAL CHARACTERISTICS**



# TOTAL HARMONIC DISTORTION AND NOISE **FREQUENCY** THD+N - Total Harmonic Distortion and Noise - dB **V<sub>DD</sub>** = 5 **V** $V_{ref}^{-}$ = 1 V dc + 1 V p/p Sinewave Output Full Scale -20 -30-40 -50 -60 **Slow Mode** -70 **Fast Mode** -80 -90 -100 100 1000 10000 100000 f - Frequency - Hz

Figure 9

# TOTAL HARMONIC DISTORTION vs





Figure 10

## TYPICAL CHARACTERISTICS



# **APPLICATION INFORMATION**

# general function

The TLV5638 is a dual 12-bit, single supply DAC, based on a resistor string architecture. It consists of a serial interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by reference) is given by:

2 REF 
$$\frac{\text{CODE}}{0 \times 1000}$$
 [V]

Where REF is the reference voltage and CODE is the digital input value in the range 0x000 to 0xFFF. A power on reset initially puts the internal latches to a defined state (all bits zero).



SGLS130A - JULY 2002 - REVISED JULY 2003

#### APPLICATION INFORMATION

#### serial interface

A falling edge of  $\overline{CS}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{CS}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 13 shows examples of how to connect the TLV5638 to TMS320, SPI™, and Microwire™.




Figure 13. Three-Wire Interface

Notes on SPI™ and Microwire™: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to FS. If the word width is 8 bits (SPI™ and Microwire™), two write operations must be performed to program the TLV5638. After the write operation(s), the holding registers or the control register are updated automatically on the 16<sup>th</sup> positive clock edge.

# serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{sclkmax} = \frac{1}{t_{whmin} + t_{wlmin}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{updatemax} = \frac{1}{16 (t_{whmin} + t_{wlmin})} = 1.25 \text{ MHz}$$

Note, that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5638 has to be considered, too.

# 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

## **APPLICATION INFORMATION**

#### data format

The 16-bit data word for the TLV5638 consists of two parts:

Program bits (D15..D12)New data (D11..D0)

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	R1	SPD	PWR	R0						12 Da	ta bits					

SPD: Speed control bit  $1 \rightarrow$  fast mode  $0 \rightarrow$  slow mode PWR: Power control bit  $1 \rightarrow$  power down  $0 \rightarrow$  normal operation

The following table lists the possible combination of the register select bits:

## register select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Write data to control register

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

## data bits: DAC A, DAC B and BUFFER

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0		
	New DAC Value												

If control is selected, then D1, D0 of the 12 data bits are used to program the reference voltage:

## data bits: CONTROL

D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Χ	Χ	Х	Х	Х	Х	Х	Х	Х	Х	REF1	REF0

X: don't care


REF1 and REF0 determine the reference source and, if internal reference is selected, the reference voltage.

## reference bits

REF1	REF0	REFERENCE
0	0	External
0	1	1.024 V
1	0	2.048 V
1	1	External

#### **CAUTION:**

If external reference voltage is applied to the REF pin, external reference MUST be selected.



# TLV5638-EP 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

## **APPLICATION INFORMATION**

# **Examples of operation:**

- Set DAC A output, select fast mode, select internal reference at 2.048 V:
  - 1. Set reference voltage to 2.048 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0

2. Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0					Nev	DAC A	output va	alue				

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC B output, select fast mode, select external reference:
  - 3. Select external reference (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

4. Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0				New E	BUFFER	content a	nd DAC	B output	value			

The DAC A output is updated on the rising clock edge after D0 is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode, select internal reference at 1.024 V:
  - 1. Set reference voltage to 1.024 V (CONTROL register):

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1

2. Write data for DAC B to BUFFER:

D15	D1	4	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0		0	1						New DAC	B value					

3. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0						New DAC	A value					



#### APPLICATION INFORMATION

# **Examples of operation: (continued)**

SGLS130A - JULY 2002 - REVISED JULY 2003

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

To output data consecutively using the same DAC configuration, it is not necessary to program the CONTROL register again.

## • Set power-down mode:

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Ī	Χ	Х	1	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

X = Don't care

# linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 14.




Figure 14. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.



# TLV5638-EP 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN

SGLS130A - JULY 2002 - REVISED JULY 2003

#### APPLICATION INFORMATION

## definitions of specifications and terminology

## integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

# differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

# zero-scale error (E<sub>ZS</sub>)

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

# gain error (E<sub>G</sub>)

Gain error is the error in slope of the DAC transfer function.

# total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

# signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

## spurious free dynamic range (SFDR)


Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.



# D (R-PDSO-G\*\*)

# **8 PINS SHOWN**

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265