

HIGH EFFICIENCY CLASS-G ADSL LINE DRIVER

FEATURES

- Low Total Power Consumption Increases ADSL Line Card Density (20 dBm on Line)
 - 600 mW w/Active Termination (Full Bias)
 - 530 mW w/Active Termination (Low Bias)
- Low MTPR of –74 dBc (All Bias Conditions)
- High Output Current of 500 mA (typ)
- Wide Supply Voltage Range of ±5 V to ±15 V [V_{CC(H)}] and ±3.3 V to ±15 V [V_{CC(L)}]
- Wide Output Voltage Swing of 43 Vpp Into 100-Ω Differential Load [V_{CC(H)} = ±12 V]
- Multiple Bias Modes Allow Low Quiescent Power Consumption for Short Line Lengths
 - 160-mW/ch Full Bias Mode
 - 135-mW/ch Mid Bias Mode
 - 110-mW/ch Low Bias Mode
 - 75-mW/ch Terminate Only Mode
 - 13-mW/ch Shutdown Mode
- Low Noise for Increased Receiver Sensitivity
 - 3.3 pA/ $\sqrt{\text{Hz}}$ Noninverting Current Noise
 - 9.5 pA/√Hz Inverting Current Noise
 - 3.5 nV/VHz Voltage Noise

APPLICATIONS

 Ideal for Active Termination Full Rate ADSL DMT applications (20-dBm Line Power)

DESCRIPTION

The THS6132 is a Class-G current feedback differential line driver ideal for full rate ADSL DMT systems. Its extremely low power consumption of 600 mW or lower is ideal for ADSL systems that must achieve high densities in ADSL central office rack applications. The unique patent pending architecture of the THS6132 allows the quiescent current to be much lower than existing line drivers while still achieving very high linearity. In addition, the multiple bias settings of the amplifiers allow for even lower power consumption for line lengths where the full performance of the amplifier is not required. The output voltage swing has been vastly improved over first generation Glass-G amplifiers and allows the use of lower power supply voltages that help conserve power. For maximum flexibility, the THS6132 can be configured in classical Class-AB mode requiring only as few as one power supply.

Typical ADSL CO Line Driver Circuit Utilizing Active Impedance Supporting A 6.3 Crest Factor



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AVAN



SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage.

ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	SYMBOL	т _А	ORDER NUMBER	TRANSPORT MEDIA
TU00400\/ED				THS6132VFP	Tube	
THS6132VFP	TQFP-32 PowerPAD™	VFP-32	THS6132	-40°C to 85°C	THS6132VFPR	Tape and reel
THS6132RGW	Leadless 25-pin 5,mm x 5, mm PowerPAD™	RGW–25	6132	+0 0 10 00 0	THS6132RGWR	Tape and reel

PACKAGE DISSIPATION RATINGS

PACKAGE	Θ_{JA}	OL⊖	$T_A \le 25^{\circ}C$ POWER RATING(1)	T _A = 70°C POWER RATING(1)	T _A = 85°C POWER RATING ⁽¹⁾
VFP-32	29.4°C/W	0.96°C/W	3.57 W	2.04 W	1.53 W
RGW–25	31°C/W	1.7°C/W	3.39 W	1.94 W	1.45 W

(1) Power rating is determined with a junction temperature of 130°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

		THS6132
Supply voltage,	$V_{CC(H)}$ and $V_{CC(L)}$ ⁽²⁾	±16.5 V
Input voltage, V	±VCC(L)	
Output current,	IO ⁽³⁾	900 mA
Differential inpu	t voltage, V _{IO}	±2 V
Maximum juncti	150°C	
Operating free-	air temperature, T _A	–40°C to 85°C
Storage temper	ature, T _{Stg}	65°C to 150°C
Lead temperatu	re, 1,6 mm (1/16–inch) from case for 10 seconds	300°C
	НВМ	1 kV
ESD ratings	СDМ	500 V
	MM	200 V

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) $V_{CC(H)}$ must always be greater than or equal to $V_{CC(L)}$ for proper operation. Class-AB mode operation occurs when $V_{CC(H)}$ is equal to VCC(L) and is considered acceptable operation for the THS6132 even though it is not fully specified in this mode of operation.

(3) The THS6132 incorporates a PowerPAD on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature that could permanently damage the device. See TI Technical Brief SLMA002 for more information about utilizing the PowerPAD thermally enhanced package.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Current unalte an	oltage $\frac{+V_{CC(H)} \text{ to } -V_{CC(H)}}{+V_{CC(L)} \text{ to } -V_{CC(L)}}$	±V _{CC(L)}	±15	±16	
Supply voltage	+VCC(L) to -VCC(L)	±3.3	±5	±VCC(H)	V
Operating free-air te	emperature, T _A	-40		85	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC(H)} = \pm 15 V$, $V_{CC(L)} = \pm 5 V R_F = 1.5 k\Omega$, Gain = +10, Full Bias Mode, R_L = 50 Ω (unless otherwise noted)

NOIS	E/DISTORTION PER	FURMANCE						r	
	PARAMETE	ER	TES	TCONDITIONS	MIN	TYP	MAX	UNIT	
	Multitone power ratio	0	Gain =+11, 163kHz to 1.1MHz DMT, +20 dBm Line Power, 1:1.1 transformer, active termination, synthesis factor = 4			-74		dBc	
	Receive band spill-c	over	Gain =+11, 25 kHz to applied	o 138 kHz with MTPR signal		-95		dBc	
	Harmonic distortion (Differential		and hormonia Differential load			-84		dDa	
	Harmonic distortion	(Differential	Zhamannonic	Differential load = 25 Ω		-69		uвс	
	$V_{O}(pq) = 2V$ Gain	V = +10	ardhormonia	Differential load = 100Ω		-92		dPo	
	•O(FF) = 2 •, 00		$Differential load = 25 \Omega$ $f = 10 \text{ kHz}$			-73		uвс	
Vn	Input voltage noise		f = 10 kHz			3.5		nV/√Hz	
	Input current noise +Input -Input		f = 10 kHz			3.3		nA/\Hz	
'n					9.5		P~/ 112		
	Crosstalk				-52			dBc	
OUTF	PUT CHARACTERIS	TICS							
			Vee(1) - +12)/	R _L = 100 Ω	±10.4	±10.8		- V	
Va	Single and doute	t voltogo owing	$VCC(H) = \pm 12 V$	$R_L = 30 \Omega$	±9.9	±10.4			
V0	Single-ended outpu	it voltage swillig	V_{00} (1) = ±15 V	RL = 100 Ω	±13.3	±13.8			
			VCC(H) = ±13 V	RL = 50 Ω	±13	±13.6		v	
	Output voltage trans	sition from $V_{CC(L)}$ to	$R_{1} = 50.0$	$V_{CC(L)} = \pm 5 V$		±3.1		V	
	VCC(H) (Point wher	e ICC(L) = ICC(H)	IC_ = 50 32	$V_{CC(L)} = \pm 6 V$		±3.9		v	
	Output current (1)		$P_{\rm L} = 10.0$	VCC(H) = ±12 V		±500		m۵	
'O	Ouiput current (1)		IC_ = 10 32	V _{CC(H)} = ±15 V	±400	±500		ШA	
I(SC)	Short-circuit current	(1)	$R_L = 1 \Omega$	VCC(H) = ±15 V		±750		mA	
	Output resistance		Open-loop			5		Ω	
	Output resistance—	terminate mode	f = 1 MHz,	Gain = +10		0.35		Ω	
	Output resistance—	shutdownmode	f = 1 MHz,	Open-loop		5.5		kΩ	

(1) A heatsink is required to keep the junction temperature below absolute maximum rating when an output is heavily loaded or shorted. See Absolute Maximum Ratings section for more information.



ELECTRICAL CHARACTERISTICS (continued) over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC}(H) = \pm 15$ V, $V_{CC}(L) = \pm 5$ V RF = 1.5 k Ω , Gain = +10, Full Bias Mode, RL = 50 Ω (unless otherwise noted) E

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
Veels	Operating repar	±V _{CC(H)}		±VCC(L)	±15	±16.5	V	
VCC(x)	Operatingrange	±V _{CC(L)}		±3	±5	±VCC(H)	V	
	Quiescent current (each driver) Full-bias mode (Bias-1 = 1, Bias-2 = 1, Bias-3 = X) (Icc trimmed with $V_{CC}(H) = \pm 15 V$, $V_{CC}(L) = \pm 5 V$)	V _{CC(L)} = ±5 V;	$T_A = 25^{\circ}C$	5.7	6.4	7.5	m 1	
		(V _{CC(H)} =±15 V)	T _A = full range			8.1	mA	
		$V_{CC(L)} = \pm 6 V;$	$T_A = 25^{\circ}C$		6.7		m ^	
		S-2 = 1, (V _{CC(H)} = ±15 V)	T _A = full range				ША	
		$V_{CC(H)} = \pm 12 V;$	$T_A = 25^{\circ}C$		3.1		m 4	
		$(V_{CC(L)} = \pm 5 V)$	T _A = full range				ША	
		$V_{CC(H)} = \pm 15 V;$	$T_A = 25^{\circ}C$	2.9	3.25	3.75	mA	
		$(V_{CC(L)} = \pm 5 V)$	T _A = full range			4.25		
1CC		Mid; Bias-1 = 1, Bias-	5.0	5.6	6.8	mA		
	Quiescent current (each driver)	Low; Bias–1 = 1, Bias–2 = 0, Bias–3 = 0		4.25	4.8		6.0	
	$V_{CC(1)} = \pm 5 V$	Terminate; Bias-1 = 0, Bias-2 = 1, Bias-3 = $X^{(1)}$		3.2	3.8		4.5	
		Shutdown; Bias–1 = 0, Bias–2 = 0, Bias–3 = $X^{(1)}$			1	1.3		
		Mid; Bias-1 = 1, Bias-	-2 = 0, Bias–3 = 1	2.4	2.7	3.0		
	Quiescent current (each driver)	Low ; Bias-1 = 1, Bias	i–2 = 0, Bias–3 = 0	1.9	2.15	2.4		
	Variable blas modes, $V_{CC}(H) = \pm 15 V$	Terminate; Bias-1 = 0	, Bias–2 = 1, Bias–3 = X(1)	1.1	1.3	1.5	mA	
		Shutdown ; Bias-1 = 0), Bias–2 = 0, Bias–3 = X(1)		0.1	0.5		
	•		$T_A = 25^{\circ}C$	-70	-82		dB	
	Power supply rejection ratio	$VCC(\Gamma) = \pm 2\Lambda$	T _A = full range	-68				
PORR	$(\Delta V_{CC}(x) = \pm 1 V)$		$T_A = 25^{\circ}C$	-70	-82			
		$V_{CC(H)} = \pm 15V$		-68				

(1) X is used to denote a logic state of either 1 or 0.



ELECTRICAL CHARACTERISTICS (continued) over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC}(H) = \pm 15$ V, $V_{CC}(L) = \pm 5$ V RF = 1.5 k Ω , Gain = +10, Full Bias Mode, RL = 50 Ω (unless otherwise noted)

DYNAMIC PERFORMANCE									
	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT		
		RL = 100 Ω	Gain = +1, RF = 750 Ω		80				
	Single-endedsmall-signalbandwidth		Gain = +2, RF = 620 Ω		70		MI 1-		
			Gain = +5, RF = 500 Ω		60		IVIFIZ		
DW/			Gain = +10, RF = 1 k Ω		20				
DVV	(–3 dB), V _O = 0.1 Vrms	D 05 0	Gain = +1, RF = 750 Ω		60				
			Gain = +2, RF = 620 Ω		55				
		R[= 25 52	Gain = +5, RF = 500 Ω		50		IVITIZ		
			Gain = +10, RF = 1 k Ω		17				
SR	Single-endedslew-rate ⁽¹⁾	$V_0 = 20 V_{PP}$	Gain=+10		300		V/µs		

(1) Slew-rate is defined from the 25% to the 75% output levels

DC PERFORMANCE								
	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
	Input offect voltage		T _A = 25°C		1	15		
V _{OS}	input onset voltage		T _A = full range			20	m\/	
	Differential offset voltage	V _{CC(L)} = ± 5 V, ±6 V	T _A = 25°C		0.3	6	IIIV	
			T _A = full range			8		
	Offset drift		T _A = full range		40		μV/°C	
	Input biog ourrept		T _A = 25°C		1	15		
			T _A = full range			20		
ΊΒ	L Input biog ourrent	$VCC(L) = \pm 5 \text{ v}, \pm 6 \text{ v}$	$T_A = 25^{\circ}C$		1.5	15	μΑ	
	+ Input bias current		T _A = full range			20		
Z _{OL}	Open loop transimpedance	$R_L = 1 k\Omega$			2		MΩ	



ELECTRICAL CHARACTERISTICS (continued)

over recommended operating free-air temperature range, $T_A = 25^{\circ}C$, $V_{CC(H)} = \pm 15$ V, $V_{CC(L)} = \pm 5$ V R_F = 1.5 k Ω , Gain = +10, Full Bias Mode, R_L = 50 Ω (unless otherwise noted)

INPUT CHARACTERISTICS

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
			T _A = 25°C	±2.7	±3.0			
VICR	Input common-mode voltage range ⁽¹⁾	$vCC(L) = \pm 5 v$	$T_A = full range$	±2.6			V	
		$V_{CC(L)} = \pm 6 V$	T _A = 25°C		±4.0			
		V _{CC-(L)} = ±5 V			±2.5		V	
	REF pirmiput voltage range	$V_{CC(L)} = \pm 6 V$			±3.5		v	
CMDD	Common mode rejection ratio		T _A = 25°C	60	67		dD	
CINKK	Common-moderejection atto	$VCC(L) = \pm 5 V, \pm 6 V$	$T_A = full range$	57			uБ	
_		+ Input			800		kΩ	
ĸı	Inputresistance	– Input			45		Ω	
CI	Differential Input capacitance				1.2		pF	

(1) To conserve as much power as possible, the input stage of the THS6132 is powered from the $V_{CC(L)}$ supplies and is limited by the $V_{CC(L)}$ supply voltage. For Class-AB operation, connect the $V_{CC(L)}$ supplies to $V_{CC(H)}$.

LOGIC CONTROL CHARACTERISTICS								
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
VIH	Bias pin voltage for logic 1	Relative to DGND pin voltage	2.0			V		
VIL	Bias pin voltage for logic 0	Relative to DGND pin voltage			0.8	V		
IIН	Bias pin current for logic 1	$V_{IH} = 5 V$, DGND = 0 V		-0.1	-0.2	μΑ		
ΙL	Bias pin current for logic 0	$V_{IL} = 0 V$, DGND = 0 V		-0.1	-0.2	μΑ		
	Transition time—logic 0 to logic 1 ⁽¹⁾			0.1		μs		
	Transition time—logic 1 to logic $0^{(1)}$			0.2		μs		
	DGND useable range		-VCC(H)		+V _{CC(H)} -5	V		

(1) Transition time is defined as the time from when the logic signal is applied to the time when the supply current has reached half its final value.

LOGIC	TABLE			
BIAS-1	BIAS-2	BIAS-3	FUNCTION	DESCRIPTION
1	1	χ(1)	Full bias mode	Amplifiers ON with lowest distortion possible
1	0	1	Mid bias mode	Amplifiers ON with power savings with a reduction in distortion performance
1	0	0	Low bias mode	Amplifiers ON with enhanced power savings and a reduction of distortion performance
0	1	χ(1)	Terminate mode	Lowest power state with +Vin pins internally connect to REF pin and output has low impedance
0	0	χ(1)	Shutdown mode	Amplifiers OFF and output has high impedance

(1) X is used to denote a logic state of either 1 or 0.

NOTE: The default state for all logic pins is a logic one (1).





Figure 1. ±12 V Active Termination ADSL CO Line Driver Circuit (Synthesis Factor = 4; CF = 5.6)

PIN ASSIGNMENTS

THS6132 **TQFP PowerPAD (VFP) PACKAGE** (TOP VIEW) +VccH HDDV+L +VccH 2 2 2 32 31 30 29 28 27 26 25 6 NC [1 24 🗌 NC Ουτ1 REF 2 23 22 NC NC [3 4 21 IN1-IN1+ PowerPAD[™] 5 20 IN2-IN2+ [19 NC NC [6 18 OUT2 7 DGND [17 🛛 NC BIAS-1 8 10 11 12 13 14 15 16 9 BIAS-2 BIAS-3 BIAS-3 NC -VCCH -VCCH





TYPICAL CHARACTERISTICS

Table of Graphs

		FIGURE
Output voltage headroom	vs Output current	2
Common-mode rejection ratio	vs Frequency	3
Crosstalk	vs Frequency	4
Quiescent current	vs Temperature	5, 6
Large signal bandwidth	vs Frequency	7 – 10
Noise	vs Frequency	11
Overdrive recovery		12
Power supply rejection ratio	vs Frequency	13
Small signal frequency response		14, 15, 16
Small signal bandwidth	vs Frequency	17 – 28
Slew rate	vs Output voltage	29
Closed-loop output impedance	vs Frequency	30, 31
Shutdown response		32
Common-mode rejection ratio	vs Common-mode input voltage	33
Input bias current	vs Temperature	34
Input offset voltage	vs Temperature	35
Current draw distribution	vs Output voltage	36, 37
Output voltage	vs Temperature	38
Differential distortion	vs Frequency	39 – 52
Differential distortion	vs Differential output voltage	53 - 63
Single ended distortion	vs Frequency	64, 65





100 M



SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003



Figure 11



Figure 13



SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003



SMALL SIGNAL FREQUENCY RESPONSE SMALL SIGNAL FREQUENCY RESPONSE







Figure 29



Figure 31

SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003







SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003



Figure 48

Figure 49

SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003







Distortion – dBo

-60

-65

-70

-75

-80

-85

-90

-95

-100

-dBc

Distortion



 $V_{CCH} = \pm 15 V$ $V_{CCL} = \pm 5V$

100 M

f – Frequency – Hz

Figure 65

10 M

1 M

-90

-100

-110 100 k

SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003



MECHANICAL DATA

RGW (S-PQFP-N20)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads, (QFN) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
- E. Falls within JEDEC M0-220.

TEXAS INSTRUMENTS www.ti.com

THS6132

SLLS543A - SEPTEMBER 2002 - REVISED FEBRUARY 2003

MECHANICAL DATA

VFP (S-PQFP-G32)

PowerPAD[™] PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.
- This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated