
SLOS270B - MARCH 2001 - REVISED JANUARY 2002

- Rail-To-Rail Input/Output
- Wide Bandwidth . . . 3 MHz
- High Slew Rate . . . 2.4 V/μs
- Supply Voltage Range . . . 2.7 V to 16 V
- Supply Current . . . 550 μA/Channel
- Low Power Shutdown Mode
 I_{DD}(SHDN) . . . 25 μA/Channel
- Input Noise Voltage . . . 39 nV/√Hz
- Input Bias Current . . . 1 pA
- Specified Temperature Range -40°C to 125°C . . . Industrial Grade
- Ultrasmall Packaging
 - 5 or 6 Pin SOT-23 (TLV2370/1)
 - 8 or 10 Pin MSOP (TLV2372/3)





The CMOS inputs enable use in high-impedance sensor interfaces, with the lower voltage operation making an ideal alternative for the TLC227x in battery-powered applications. The rail-to-rail input stage further increases its versatility. The TLV237x is the seventh member of a rapidly growing number of RRIO products available from TI, and it is the first to allow operation up to 16-V rails with good ac performance.

All members are available in PDIP and SOIC with the singles in the small SOT-23 package, duals in the MSOP, and guads in the TSSOP package.


The 2.7-V operation makes the TLV237x compatible with Li-lon powered systems and the operating supply voltage range of many micro-power microcontrollers available today including TI's MSP430.

SELECTION OF SIGNAL AMPLIFIER PRODUCTS[†]

DEVICE	V _{DD} (V)	V _{IO} (μV)	lq/Ch (μA)	I _{IB} (pA)	GBW (MHz)	SR (V/μs)	SHUTDOWN	RAIL- TO- RAIL	SINGLES/DUALS/QUADS
TLV237x	2.7–16	500	550	1	3	2.4	Yes	I/O	S/D/Q
TLC227x	4–16	300	1100	1	2.2	3.6	- "	0	D/Q
TLV27x	2.7–16	500	550	1	3	2.4		0	S/D/Q
TLC27x	3–16	1100	675	1	1.7	3.6	- 1-1-	4170	S/D/Q
TLV246x	2.7–6	150	550	1300	6.4	1.6	Yes	I/O	S/D/Q
TLV247x	2.7–6	250	600	2	2.8	1.5	Yes	I/O	S/D/Q
TLV244x	2.7–10	300	725	-11	1.8	1.4	_	0	D/Q

[†] Typical values measured at 5 V, 25°C





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

FAMILY PACKAGE TABLE

DEVICE	NUMBER OF		PAC	KAGE TY	PES		SHUTDOWN	UNIVERSAL EVM BOARD	
DEVICE	CHANNELS	PDIP	SOIC	SOT-23	TSSOP	MSOP	SHUIDOWN		
TLV2370	1	8	8	6	_	_	Yes		
TLV2371	1	8	8	5	_	_	_		
TLV2372	2	8	8	_	_	8	_	Refer to the EVM	
TLV2373	2	14	14	_	_	10	Yes	Selection Guide (Lit# SLOU060)	
TLV2374	4	14	14	_	14	_	_	(=	
TLV2375	4	16	16	_	16	-	Yes		

TLV2370 and TLV2371 AVAILABLE OPTIONS

TA			PACKAGED DEVICES						
	V _{IO} MAX AT 25°C	SMALL OUTLINE	SOT-23	PLASTIC DIP					
	20 0	(D) [†]	(DBV) [‡]	SYMBOL	(P)				
-40°C to 125°C	4.5 mV	TLV2370ID TLV2371ID	TLV2370IDBV TLV2371IDBV	VBFI VBGI	TLV2370IP TLV2371IP				

This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2370IDR).

TLV2372 AND TLV2373 AVAILABLE OPTIONS

	V _{IO} MAX AT 25°C			PAC	KAGED DEVICES	3			
TA		SMALL	MSOP				PLASTIC	PLASTIC	
		OUTLINE (D)§	(DGK)§	SYMBOL	(DGS)§	SYMBOL	DIP (N)	DIP (P)	
-40°C to 125°C	4.5 mV	TLV2372ID TLV2373ID	TLV2372IDGK —	APG —	 TLV2373IDGS	— API	 TLV2373IN	TLV2372IP —	

[§] This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2372IDR).

TLV2374 and TLV2375 AVAILABLE OPTIONS

	V 144 V 4T	PACKAGED DEVICES				
TA	V _{IO} MAX AT 25°C	SMALL OUTLINE (D)¶	PLASTIC DIP (N)	TSSOP (PW)¶		
-40°C to 125°C	4.5 mV	TLV2374ID TLV2375ID	TLV2374IN TLV2375IN	TLV2374IPW TLV2375IPW		

This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV2374IDR).



[‡] This package is only available taped and reeled. For standard quantities (3,000 pieces per reel), add an R suffix (e.g., TLV2370IDBVR). For smaller quantities (250 pieces per mini-reel), add a T suffix to the part number (e.g., TLV2370IDBVT).

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

6


10 🔲 30UT

9 D 2SHDN

20UT 🞞

1SHDN □

TLV237x PACKAGE PINOUTS



8 30UT

NC - No internal connection

6

9 2SHDN

8 □ NC

2IN-□

20UT □

1SHDN \Box

NC I

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD} (see Note 1)	16.5 V
Differential input voltage, V _{ID}	
Input voltage range, V _I (see Note 1)	0.2 V to V _{DD} + 0.2 V
Input current range, I ₁	±10 mA
Output current range, I _O	±100 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : I suffix	40°C to 125°C
Maximum junction temperature, T _J	150°C
Storage temperature range, T _{stq}	-65°C to 150°C
otorago temperaturo rango, ista iniciativa iniciativa	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential voltages, are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	θJC	θJA (°C/W)	T _A ≤ 25°C POWER RATING
D (8)	38.3	176	710 mW
D (14)	26.9	122.3	1022 mW
D (16)	25.7	114.7	1090 mW
DBV (5)	55	324.1	385 mW
DBV (6)	55	294.3	425 mW
DGK (8)	54.23	259.96	481 mW
DGS (10)	54.1	257.71	485 mW
N (14, 16)	32	78	1600 mW
P (8)	41	104	1200 mW
PW (14)	29.3	173.6	720 mW
PW (16)	28.7	161.4	774 mW

recommended operating conditions

		MIN	MAX	UNIT	
Supply voltage, V _{DD}	Single supply	2.7	16	V	
	Split supply	±1.35	±8	V	
Common-mode input voltage range, VICR		0	V_{DD}	V _{DD} V	
Operating free-air temperature, TA	I-suffix	-40	125	°C	
Turnon voltage level, V(ON), relative to GND pin	voltage		2	V	
Turnoff voltage level, V(OFF), relative to GND pin	Turnoff voltage level, V _(OFF) , relative to GND pin voltage			V	



TLV2370, TLV2371, TLV2372, TLV2373, TLV2374, TLV2375 FAMILY OF 550- μ A/Ch 3-MHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS270B - MARCH 2001 - REVISED JANUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted)

dc performance

	PARAMETER	TEST CONDI	TIONS	TA	MIN	TYP	MAX	UNIT
\/.a	Input offeet voltage	., ., .		25°C		0.5	4.5	mV
VIO	Input offset voltage	$V_{IC} = V_{DD}/2,$ $R_S = 50 \Omega$	$V_O = V_{DD}/2$,	Full range			6	IIIV
ανιο	Offset voltage drift	113 - 00 22		25°C		2		μV/°C
		$V_{IC} = 0$ to V_{DD} ,	- V _{DD} = 2.7 V	25°C	52	68		
		$R_S = 50 \Omega$		Full range	51			
		$V_{IC} = 0 \text{ to } V_{DD} - 1.35 V,$		25°C	58	70		
		$R_S = 50 \Omega$		Full range	55			dB
		$V_{IC} = 0$ to V_{DD} ,		25°C	57	72		
CMRR	Common mode rejection ratio	$R_S = 50 \Omega$,	\/ = E \/	Full range	56			
	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } V_{DD} - 1.35 V,$	V _{DD} = 5 V	25°C	69	85		
		$R_S = 50 \Omega$,		Full range	64			
		$V_{IC} = 0$ to V_{DD} ,	V 45 V	25°C	66	82		
		$R_S = 50 \Omega$,		Full range	65			
		$V_{IC} = 0 \text{ to } V_{DD} - 1.35 V,$	V _{DD} = 15 V	25°C	69	84		
		$R_S = 50 \Omega$,		Full range	66			
			., 07.,	25°C	98	106		
			$V_{DD} = 2.7 V$	Full range	76			dB
۸	Large-signal differential voltage	$V_{O(PP)} = V_{DD}/2$., 5,,	25°C	100	110		
AVD	amplification	$R_L = 10 \text{ k}\Omega$	$V_{DD} = 5 V$	Full range	86			
				25°C	81	85		
			$V_{DD} = 15 V$	Full range	79			

input characteristics

	PARAMETER	TEST	CONDITIONS	TA	MIN	TYP	MAX	UNIT
				25°C		1	60	
lio	Input offset current			70°C			100	рА
		$V_{DD} = 15 \text{ V},$ $V_{O} = V_{DD}/2$	$V_{IC} = V_{DD}/2$,	125°C			1000	
		$V_O = V_{DD}/2$		25°C		1	60	
I _{IB}	Input bias current			70°C			100	pA
			125°C			1000		
r _{i(d)}	Differential input resistance			25°C		1000		GΩ
C _{IC}	Common-mode input capacitance	f = 21 kHz		25°C		8		pF

TLV2370, TLV2371, TLV2372, TLV2373, TLV2374, TLV2375 FAMILY OF 550- μ A/Ch 3-MHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS270B - MARCH 2001 - REVISED JANUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted) (continued)

output characteristics

	PARAMETER	TEST CONDITIONS		TA	MIN	TYP	MAX	UNIT	
			V 07V	25°C	2.55	2.58			
			$V_{DD} = 2.7 V$	Full range	2.48				
		No. 10 10 10 10 10 10 10 10 10 10 10 10 10	V 5 V	25°C	4.9	4.93			
		$V_{IC} = V_{DD}/2$, $I_{OH} = -1 \text{ mA}$	$V_{DD} = 5 V$	Full range	4.85				
			\/ 15 \/	25°C	14.92	14.96			
\/	High lovel output voltage		$V_{DD} = 15 V$	Full range	14.9			V	
VOH	High-level output voltage		V _{DD} = 2.7 V	25°C	2	2.1		V	
			VDD = 2.7 V	Full range	1.6				
		V:0 - V==/2	V _{DD} = 5 V	25°C	4.6	4.68			
		$V_{IC} = V_{DD}/2$, $I_{OH} = -5 \text{ mA}$	ΔDD = 2 Λ	Full range	4.5				
			V _{DD} = 15 V	25°C	14.8	14.84			
			νDD = 13 Λ	Full range	14.74				
			V _{DD} = 2.7 V	25°C		0.1	0.15	\neg	
			VDD = 2.7 V	Full range			0.22		
		$V_{IC} = V_{DD}/2$, $I_{OL} = 1 \text{ mA}$	V _{DD} = 5 V	25°C		0.05	0.1		
			VDD = 3 V	Full range			0.15		
			V _{DD} = 15 V	25°C		0.05	0.08	· v	
VOL	Low-level output voltage			Full range			0.1		
\ VOL	Low-level output voltage		V _{DD} = 2.7 V	25°C		0.47	0.6		
				Full range			1.1		
		$V_{IC} = V_{DD}/2$, $I_{OL} = 5 \text{ mA}$	V _{DD} = 5 V	25°C		0.28	0.4		
			VDD = 3 V	Full range			0.5		
			V _{DD} = 15 V	25°C		0.16	0.22		
			VDD = 13 V	Full range			0.26		
		$V_{DD} = 2.7 \text{ V}, \ V_{O} = 0.5 \text{ V from rail}$	Positive rail	25°C		4			
		VDD = 2.7 v, vO = 0.3 v iiolii iaii	Negative rail	25°C		5		mA	
	Output current	V 5V V 05V/mag == 1	Positive rail	25°C		7			
Ю	Output current	$V_{DD} = 5 \text{ V}, V_{O} = 0.5 \text{ V from rail}$	Negative rail	25°C		8			
		V 45V V 05V/ "	Positive rail	25°C		16			
		$V_{DD} = 15 \text{ V}, V_O = 0.5 \text{ V from rail}$	Negative rail	25°C		15			

power supply

PARAMETER		TEST COND	TEST CONDITIONS			TYP	MAX	UNIT
			V _{DD} = 2.7 V	25°C		470	560)
I _{DD} Supply current (per channel)	V- V/0	V _{DD} = 5 V	25°C		550	660]	
	Supply current (per channel)	$V_O = V_{DD}/2$,	V _{DD} = 15 V	25°C		750	900	μΑ
				Full range			1200	
PSRR	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to } 15 \text{ V},$	V _{IC} = V _{DD} /2,	25°C	70	80		dB
FSKK	$(\Delta V_{DD} / \Delta V_{IO})$	No load		Full range	65			uв



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

electrical characteristics at specified free-air temperature, V_{DD} = 2.7 V, 5 V, and 15 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST CONDITI	ONS	TA	MIN	TYP	MAX	UNIT
UGBW	Unity gain bandwidth	$R_1 = 2 k\Omega$	V _{DD} = 2.7 V 25°C 2.4		2.4		MHz	
UGBW		C _L = 10 pF	V _{DD} = 5 V to 15 V	25°C		3		IVITIZ
SR	Slew rate at unity gain		V _{DD} = 2.7 V	25°C	1.4	2		V/μs
			VDD = 2.7 V	Full range	Full range 1			ν/μ5
		$V_{O(PP)} = V_{DD}/2,$ $C_{L} = 50 \text{ pF},$	V _{DD} = 5 V	25°C	1.6	2.4	V/μs	
		$C_L = 50 \text{ pr},$ $R_1 = 10 \text{ k}\Omega$	vDD = 2 v	Full range 1.2		ν/μ5		
		-	V== - 15 V	25°C	2.1 2.7 1.4	V/μs		
			V _{DD} = 15 V	Full range				
φm	Phase margin	$R_L = 2 k\Omega$,	C _L = 100 pF	25°C		65°		
	Gain margin	$R_L = 2 k\Omega$,	C _L = 10 pF	25°C		18		dB
t _S	Settling time	$V_{DD} = 2.7 \text{ V},$ $V_{(STEP)PP} = 1 \text{ V}, A_{V} = -1,$ $C_{L} = 10 \text{ pF}, R_{L} = 2 \text{ k}\Omega$	0.1%	25°C		2.9		
		$V_{DD} = 5 \text{ V}, 15 \text{ V}, \\ V_{(STEP)PP} = 1 \text{ V}, A_{V} = -1, \\ C_{L} = 47 \text{ pF}, R_{L} = 2 \text{ k}\Omega$	0.1%	250		2		μs

noise/distortion performance

PARAMETER		TEST CONDI	TIONS	TA	MIN	TYP	MAX	UNIT	
THD + N	Total harmonic distortion plus noise	$V_{DD} = 2.7 \text{ V},$ $V_{O(PP)} = V_{DD}/2 \text{ V},$ $R_L = 2 \text{ k}\Omega, \text{ f} = 10 \text{ kHz}$	A _V = 1			0.02%			
			A _V = 10	25°C		0.05%).05%		
			A _V = 100			0.18%			
		$V_{DD} = 5 \text{ V}, 15 \text{ V},$ $V_{O(PP)} = V_{DD}/2 \text{ V},$ $R_{L} = 2 \text{ k}\Omega, f = 10 \text{ kHz}$	A _V = 1			0.02%			
			A _V = 10	25°C		0.09%]	
			A _V = 100]		0.5%			
V	Cavinalant input paiga valtaga	f = 1 kHz f = 10 kHz		2500	39			->4//	
V _n	Equivalent input noise voltage			- 25°C		35		nV/√ Hz	
In	Equivalent input noise current	f = 1 kHz		25°C		0.6		fA/√Hz	

shutdown characteristics

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
IDD(SHDN)		<u>V_{DD} =</u> 2.7 V, 5 V,	25°C		25	30	
	Supply current in shutdown mode (TLV2370,	SHDN = 0 V	Full range			35 µ	μΑ
	TLV2373, TLV2375) (per channel)	<u>V_{DD} =</u> 15 V,	25°C		40	45	μΑ
		SHDN = 0 V	Full range			50	
t(on)	Amplifier turnon time (see Note 2)	$R_1 = 2 k\Omega$	25°C		0.8		μs
t(off)	Amplifier turnoff time (see Note 2)	J VL - 2 V22	25°C		1		μs

NOTE 2: Disable time and enable time are defined as the interval between application of the logic signal to the SHDN terminal and the point at which the supply current has reached one half of its final value.



TLV2370, TLV2371, TLV2372, TLV2373, TLV2374, TLV2375 FAMILY OF 550-µA/Ch 3-MHz RAIL-TO-RAIL INPUT/OUTPUT OPERATIONAL AMPLIFIERS WITH SHUTDOWN SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
VIO	Input offset voltage	vs Common-mode input voltage	1, 2, 3
CMRR	Common-mode rejection ratio	vs Frequency	4
	Input bias and offset current	vs Free-air temperature	5
VOL	Low-level output voltage	vs Low-level output current	6, 8, 10
Voн	High-level output voltage	vs High-level output current	7, 9, 11
V _{O(PP)}	Peak-to-peak output voltage	vs Frequency	12
lDD	Supply current	vs Supply voltage	13
PSRR	Power supply rejection ratio	vs Frequency	14
AVD	Differential voltage gain & phase	vs Frequency	15
	Gain-bandwidth product	vs Free-air temperature	16
CD	Slew rate	vs Supply voltage	17
SR	Siew rate	vs Free-air temperature	18
φm	Phase margin	vs Capacitive load	19
Vn	Equivalent input noise voltage	vs Frequency	20
	Voltage-follower large-signal pulse response		21, 22
	Voltage-follower small-signal pulse response		23
	Inverting large-signal response		24, 25
	Inverting small-signal response		26
	Crosstalk	vs Frequency	27
	Shutdown forward & reverse isolation	vs Frequency	28
I _{DD} (SHDN)	Shutdown supply current	vs Supply voltage	29
IDD(SHDN)	Shutdown pin leakage current	vs Shutdown pin voltage	30
IDD(SHDN)	Shutdown supply current/output voltage	vs Time	31, 32

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS




Figure 1




Figure 2





Figure 3






Figure 4




Figure 5




Figure 6

HIGH-LEVEL OUTPUT VOLTAGE




Figure 7

LOW-LEVEL OUTPUT VOLTAGE




Figure 8

HIGH-LEVEL OUTPUT VOLTAGE






Figure 9

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS









Figure 12

SUPPLY CURRENT



POWER SUPPLY REJECTION RATIO





Figure 13

Figure 14

DIFFERENTIAL VOLTAGE GAIN AND PHASE



GAIN BANDWIDTH PRODUCT






Figure 16



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS








Figure 17

Figure 19

EQUIVALENT INPUT NOISE VOLTAGE




Figure 20




Figure 21

VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 22

VOLTAGE-FOLLOWER SMALL-SIGNAL




Figure 23



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS




Figure 24




Figure 25




Figure 26






Figure 27


SHUTDOWN FORWARD AND REVERSE ISOLATION



SHUTDOWN SUPPLY CURRENT



SHUTDOWN PIN LEAKAGE CURRENT



TEXAS

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

TYPICAL CHARACTERISTICS

SHUTDOWN SUPPLY CURRENT/OUTPUT VOLTAGE vs TIME




Figure 31

SHUTDOWN SUPPLY CURRENT/OUTPUT VOLTAGE




Figure 32



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

APPLICATION INFORMATION

rail-to-rail input operation

The TLV237x input stage consists of two differential transistor pairs, NMOS and PMOS, that operate together to achieve rail-to-rail input operation. The transition point between these two pairs can be seen in Figures 1, 2, and 3 for a 2.7-V, 5-V, and 15-V supply. As the common-mode input voltage approaches the positive supply rail, the input pair switches from the PMOS differential pair to the NMOS differential pair. This transition occurs approximately 1.35 V from the positive rail and results in a change in offset voltage due to different device characteristics between the NMOS and PMOS pairs. If the input signal to the device is large enough to swing between both rails, this transition results in a reduction in common-mode rejection ratio (CMRR). If the input signal does not swing between both rails, it is best to bias the signal in the region where only one input pair is active. This is the region in Figures 1–3 where the offset voltage varies slightly across the input range and optimal CMRR can be achieved. This has the greatest impact when operating from a 2.7-V supply voltage.

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 33. A minimum value of 20 Ω should work well for most applications.




Figure 33. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:




Figure 34. Output Offset Voltage Model



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

APPLICATION INFORMATION

general configurations

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to accomplish this is to place an RC filter at the noninverting terminal of the amplifier (see Figure 35).




Figure 35. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to do this can result in phase shift of the amplifier.




Figure 36. 2-Pole Low-Pass Sallen-Key Filter

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

APPLICATION INFORMATION

circuit layout considerations

To achieve the levels of high performance of the TLV237x, follow proper printed-circuit board design techniques. A general set of guidelines is given in the following.

- Ground planes—It is highly recommended that a ground plane be used on the board to provide all
 components with a low inductive ground connection. However, in the areas of the amplifier inputs and
 output, the ground plane can be removed to minimize the stray capacitance.
- Proper power supply decoupling—Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inches between the device power terminals and the ceramic capacitors.
- Sockets—Sockets can be used but are not recommended. The additional lead inductance in the socket pins
 will often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board
 is the best implementation.
- Short trace runs/compact part placements—Optimum high performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- Surface-mount passive components—Using surface-mount passive components is recommended for high
 performance amplifier circuits for several reasons. First, because of the extremely low lead inductance of
 surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small
 size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray
 inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be
 kept as short as possible.

shutdown function

Three members of the TLV237x family (TLV2370/3/5) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to 25 μ A/channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. To enable the amplifier, the shutdown terminal can either be left floating or pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown.



SLOS270B - MARCH 2001 - REVISED JANUARY 2002

APPLICATION INFORMATION

general power dissipation considerations

For a given θ_{JA} , the maximum power dissipation is shown in Figure 37 and is calculated by the following formula:

$$P_{D} = \left(\frac{T_{MAX}^{-T}A}{\theta_{JA}}\right)$$

Where:

P_D = Maximum power dissipation of TLV237x IC (watts)

T_{MAX} = Absolute maximum junction temperature (150°C)


 T_A = Free-ambient air temperature (°C)

 $\theta_{JA} = \theta_{JC} + \theta_{CA}$

 θ_{JC} = Thermal coefficient from junction to case

 θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

MAXIMUM POWER DISSIPATION vs FREE-AIR TEMPERATURE



NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 37. Maximum Power Dissipation vs Free-Air Temperature




SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

D (R-PDSO-G**)

) PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).




SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions include mold flash or protrusion.

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions include mold flash or protrusion.

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion.


SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

N (R-PDIP-T**)

16 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20 pin package is shorter then MS-001.)




SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001


SLOS270B - MARCH 2001 - REVISED JANUARY 2002

MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265