



SBOS233B - FEBRUARY 2002 - REVISED NOVEMBER 2002

250MHz, Rail-to-Rail I/O, CMOS OPERATIONAL AMPLIFIERS

FEATURES

- UNITY-GAIN BANDWIDTH: 250MHz
- WIDE BANDWIDTH: 100MHz GBW
- HIGH SLEW RATE: 150V/µs
- LOW NOISE: $6.5 \text{nV}/\sqrt{\text{Hz}}$
- RAIL-TO-RAIL I/O
- HIGH OUTPUT CURRENT: > 100mA
- EXCELLENT VIDEO PERFORMANCE: Diff Gain: 0.02%, Diff Phase: 0.09° 0.1dB Gain Flatness: 40MHz
- LOW INPUT BIAS CURRENT: 3pA
- QUIESCENT CURRENT: 4.9mA
- THERMAL SHUTDOWN
- SUPPLY RANGE: 2.5V to 5.5V
- *Micro*SIZE AND PowerPAD[™] PACKAGES

APPLICATIONS

- VIDEO PROCESSING
- ULTRASOUND
- OPTICAL NETWORKING, TUNABLE LASERS
- PHOTODIODE TRANSIMPEDANCE AMPS
- ACTIVE FILTERS
- HIGH-SPEED INTEGRATORS
- ANALOG-TO-DIGITAL (A/D) CONVERTER INPUT BUFFERS
- DIGITAL-TO-ANALOG (D/A) CONVERTER OUTPUT AMPLIFIERS
- BARCODE SCANNERS
- COMMUNICATIONS

PowerPAD is a trademark of Texas Instruments.

DESCRIPTION

The OPA354 series of high-speed, voltage-feedback CMOS operational amplifiers are designed for video and other applications requiring wide bandwidth. They are unity-gain stable and can drive large output currents. Differential gain is 0.02% and differential phase is 0.09°. Quiescent current is only 4.9mA per channel.

The OPA354 series op amps are optimized for operation on single or dual supplies as low as $2.5V (\pm 1.25V)$ and up to $5.5V (\pm 2.75V)$. Common-mode input range extends beyond the supplies. The output swing is within 100mV of the rails, supporting wide dynamic range.


For applications requiring the full 100mA continuous output current, single and dual SO-8 PowerPAD versions are available.

The single version (OPA354) is available in the tiny SOT23-5 and SO-8 PowerPAD packages. The dual version (OPA2354) comes in the miniature MSOP-8 and SO-8 PowerPAD packages. The quad version (OPA4354) is offered in TSSOP-14 and SO-14 packages.

Multichannel versions feature completely independent circuitry for lowest crosstalk and freedom from interaction. All are specified over the extended -40° C to $+125^{\circ}$ C temperature range.

OPAx354 RELATED PRODUCTS

FEATURES	PRODUCT		
Shutdown Version of the OPA354 Family	OPAx357		
200MHz GBW, Rail-to-Rail Output, CMOS, Shutdown	OPAx355		
200MHz GBW, Rail-to-Rail Output, CMOS	OPAx356		
38MHz GBW, Rail-to-Rail Input/Output, CMOS	OPAx350/3		
75MHz BW G = 2, Rail-to-Rail Output	OPAx631		
150MHz BW G = 2, Rail-to-Rail Output	OPAx634		
100MHz BW, Differential Input/Output, 3.3V Supply	THS412x		





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR ⁽¹⁾	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
OPA354	SO-8 PowerPAD	DDA	–40°C to +125°C	OPA354A	OPA354AIDDA	Rails, 97
"	"	"	"	"	OPA354AIDDAR	Tape and Reel, 2500
OPA354	SOT23-5	DBV	–40°C to +125°C	OABI	OPA354AIDBVT	Tape and Reel, 250
"	"	"	"	"	OPA354AIDBVR	Tape and Reel, 3000
OPA2354	SO-8 PowerPAD	DDA	–40°C to +125°C	OPA2354A	OPA2354AIDDA	Rails, 97
"	"	"	"	"	OPA2354AIDDAR	Tape and Reel, 2500
OPA2354	MSOP-8	DGK	–40°C to +125°C	OACI	OPA2354AIDGKT	Tape and Reel, 250
"	"	"	"	"	OPA2354AIDGKR	Tape and Reel, 2500
OPA4354	SO-14	D	–40°C to +125°C	OPA4354A	OPA4354AID	Rails, 58
"	"	"	"	"	OPA4354AIDR	Tape and Reel, 2500
OPA4354	TSSOP-14	PW	–40°C to +125°C	OPA4354A	OPA4354AIPWT	Tape and Reel, 250
"	"	"	"	"	OPA4354AIPWR	Tape and Reel, 2500

NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾


Supply Voltage, V+ to V	7.5V
Signal Input Terminals, Voltage ⁽²⁾	(V–) – 0.5V to (V+) + 0.5V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	–55°C to +150°C
Storage Temperature	–65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PIN CONFIGURATIONS



ELECTRICAL CHARACTERISTICS: $V_s = +2.7V$ to +5.5V Single-Supply

Boldface limits apply over the specified temperature range, T_A = -40°C to +125°C.

At $T_A = +25^{\circ}C$, $R_F = 0\Omega$, $R_L = 1k\Omega$, and connected to $V_S/2$, unless otherwise noted.


			OPA			
PARAMETER		CONDITION	OPA2354AI, OPA4354AI MIN TYP MAX			UNITS
OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply	V _{OS} dV _{OS} /dT PSRR	$\label{eq:V_S} \begin{array}{l} V_{S} = +5V \\ \textbf{Specified Temperature Range} \\ \textbf{Specified Temperature Range} \\ V_{S} = +2.7V \ \text{to} \ +5.5V, \ V_{CM} = (V_{S}/2) - 0.15V \\ \textbf{Specified Temperature Range} \end{array}$		±2 ± 4 ±200	±8 ±10 ±800 ±900	mV mV μ V/°C μV/V μ V/V
INPUT BIAS CURRENT Input Bias Current Input Offset Current	I _B I _{OS}			3 ±1	±50 ±50	pA pA
NOISE Input Noise Voltage Density Current Noise Density	e _n i _n	f = 1MHz f = 1MHz		6.5 50		nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection Ratio	V _{CM} CMRR	$V_S = +5.5V, -0.1V < V_{CM} < +3.5V$ Specified Temperature Range $V_S = +5.5V, -0.1V < V_{CM} < +5.6V$ Specified Temperature Range	(V–) – 0.1V 66 64 56 55	80 68	(V+) + 0.1V	V dB dB dB dB
INPUT IMPEDANCE Differential Common-Mode				10 ¹³ 2 10 ¹³ 2		Ω pF Ω pF
OPEN-LOOP GAIN Specified Temperature Range	A _{OL}	$V_{S} = +5V, +0.3V < V_{O} < +4.7V$ $V_{S} = +5V, +0.4V < V_{O} < +4.6V$	94 90	110		dB dB
FREQUENCY RESPONSE Small-Signal Bandwidth Gain-Bandwidth Product Bandwidth for 0.1dB Gain Flatness Slew Rate Rise-and-Fall Time Settling Time, 0.1% 0.01% Overload Recovery Time Harmonic Distortion 2nd-Harmonic 3rd-Harmonic Differential Gain Error Differential Phase Error Channel-to-Channel Crosstalk, OPA	f_3dB f_3dB GBW f _{0.1dB} SR	$ \begin{array}{c} G=+1, \ V_{O}=100mVp\text{-p}, \ R_{F}=25\Omega \\ G=+2, \ V_{O}=100mVp\text{-p} \\ G=+10 \\ G=+2, \ V_{O}=100mVp\text{-p} \\ V_{S}=+5V, \ G=+1, \ 4V \ Step \\ V_{S}=+5V, \ G=+1, \ 2V \ Step \\ V_{S}=+3V, \ G=+1, \ 2V \ Step \\ G=+1, \ V_{O}=200mVp\text{-p}, \ 10\% \ to \ 90\% \\ G=+1, \ V_{O}=2Vp\text{-p}, \ 10\% \ to \ 90\% \\ V_{S}=+5V, \ G=+1, \ 2V \ Output \ Step \\ V_{IN} \bullet \text{Gain}=V_{S} \\ \end{array} $		250 90 100 40 150 130 110 2 11 30 60 5 -75 -83 0.02 0.09 -100		MHz MHz MHz V/µs V/µs v/µs ns ns ns ns dBc dBc dBc % degrees dB
OUTPUT Voltage Output Swing from Rail Specified Temperature Range Output Current ⁽¹⁾⁽²⁾ , Single, Dual, Q	4354 wad I _O	V _S = +3V	100	84 0.1	0.3 0.4	dB V W mA mA
Closed-Loop Output Impedance POWER SUPPLY Specified Voltage Range Operating Voltage Range Quiescent Current (per amplifier)	V _S I _Q	f < 100kHz V _S = +5V, Enabled, I _O = 0 Specified Temperature Range	2.7	0.05 2.5 to 5.5 4.9	5.5 6 7.5	Ω V V mA mA
THERMAL SHUTDOWN Junction Temperature Shutdown Reset from Shutdown				160 140		°C °C
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance SOT23-5, MSOP-8 TSSOP-14 SO-14 SO-8 PowerPAD	$ heta_{JA}$		40 55 65	150 100 100 65	125 150 150	°C °C WO WO WO WO WO WO WO

NOTES: (1) See typical characteristic "Output Voltage Swing vs Output Current." (2) Specified by design.




TYPICAL CHARACTERISTICS


At $T_A = +25^{\circ}C$, $V_S = 5V$, G = +1, $R_F = 0\Omega$, $R_L = 1k\Omega$, and connected to $V_S/2$, unless otherwise noted.







At $T_A = +25^{\circ}C$, $V_S = 5V$, G = +1, $R_F = 0\Omega$, $R_L = 1k\Omega$, and connected to $V_S/2$, unless otherwise noted.









HARMONIC DISTORTION vs LOAD RESISTANCE













At $T_A = +25^{\circ}C$, $V_S = 5V$, G = +1, $R_F = 0\Omega$, $R_L = 1k\Omega$, and connected to $V_S/2$, unless otherwise noted.









COMMON-MODE REJECTION RATIO AND











At T_A = +25°C, V_S = 5V, G = +1, R_F = 0 Ω , R_L = 1k Ω , and connected to $V_S/2$, unless otherwise noted.







SUPPLY CURRENT vs TEMPERATURE $V_{\rm S} = 5V$ Supply Current (mA) $V_{\rm S} = 2.5 V$ -55 -35 -15 105 125 135 Temperature (°C)

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT FOR $V_S = 5V$

Output Current (mA)










At $T_A = +25^{\circ}C$, $V_S = 5V$, G = +1, $R_F = 0\Omega$, $R_L = 1k\Omega$, and connected to $V_S/2$, unless otherwise noted.





10M Frequency (Hz) 100M

1G

1M

-100

-120

100k

APPLICATIONS INFORMATION

The OPA354 is a CMOS, rail-to-rail I/O, high-speed, voltagefeedback operational amplifier designed for video, highspeed, and other applications. It is available as a single, dual, or quad op amp.

The amplifier features a 100MHz gain bandwidth and 150V/ μ s slew rate, but it is unity-gain stable and can be operated as a +1V/V voltage follower.

OPERATING VOLTAGE

The OPA354 is specified over a power-supply range of +2.7V to +5.5V (\pm 1.35V to \pm 2.75V). However, the supply voltage may range from +2.5V to +5.5V (\pm 1.25V to \pm 2.75V). Supply voltages higher than 7.5V (absolute maximum) can permanently damage the amplifier.

Parameters that vary over supply voltage or temperature are shown in the Typical Characteristics section of this data sheet.

RAIL-TO-RAIL INPUT

The specified input common-mode voltage range of the OPA354 extends 100mV beyond the supply rails. This is achieved with

a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 1. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1.2V to 100mV above the positive supply, while the P-channel pair is on for inputs from 100mV below the negative supply to approximately (V+) – 1.2V. There is a small transition region, typically (V+) – 1.5V to (V+) – 0.9V, in which both pairs are on. This 600mV transition region can vary ±500mV with process variation. Thus, the transition region (both input stages on) can range from (V+) – 2.0V to (V+) – 1.5V on the low end, up to (V+) – 0.9V to (V+) – 0.4V on the high end.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For high-impedance loads (> 200Ω), the output voltage swing is typically 100mV from the supply rails. With 10Ω loads, a useful output swing can be achieved while maintaining high open-loop gain. See typical characteristics "Output Voltage Swing vs Output Current."




FIGURE 1. Simplified Schematic.

OUTPUT DRIVE

The OPA354's output stage can supply a continuous output current of ± 100 mA and still provide approximately 2.7V of output swing on a 5V supply (shown in Figure 2). For maximum reliability, it is not recommended to run a continuous DC current in excess of ± 100 mA. Refer to the typical characteristics "Output Voltage Swing vs Output Current." For supplying continuous output currents greater than ± 100 mA, the OPA354 may be operated in parallel, shown in Figure 3.





FIGURE 2. Laser Diode Driver.



The OPA354 will provide peak currents up to 200mA, which corresponds to the typical short-circuit current. Therefore, an on-chip thermal shutdown circuit is provided to protect the OPA354 from dangerously high junction temperatures. At 160°C, the protection circuit will shut down the amplifier. Normal operation will resume when the junction temperature cools to below 140°C.

VIDEO

The OPA354 output stage is capable of driving standard back-terminated 75Ω video cables, shown in Figure 4. By back-terminating a transmission line, it does not exhibit a capacitive load to its driver. A properly back-terminated 75Ω cable does not appear as capacitance; it presents only a 150Ω resistive load to the OPA354 output.




FIGURE 4. Single-Supply Video Line Driver.

The OPA354's rail-to-rail input and output capabilities make possible its use as an amplifier for RGB graphic signals, which have a voltage of zero at the video black level, see Figure 5.

DRIVING ANALOG-TO-DIGITAL CONVERTERS

The OPA354 series op amps offer 60ns of settling time to 0.01%, making them a good choice for driving high- and medium-speed sampling A/D converters and reference circuits. The OPA354 series provide an effective means of buffering the A/D converter's input capacitance and resulting charge injection while providing signal gain. For applications requiring high DC accuracy, the OPA350 series is recommended.

Figure 6 illustrates the OPA354 driving an A/D converter. With the OPA354 in an inverting configuration, a capacitor across the feedback resistor can be used to filter highfrequency noise in the signal.

FIGURE 3. Parallel Operation.






FIGURE 5. RGB Cable Driver.




FIGURE 6. The OPA354 in Inverting Configuration Driving the ADS7816.



CAPACITIVE LOAD AND STABILITY

The OPA354 series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is the most susceptible to the effects of capacitive load. The capacitive load reacts with the op amp's output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin. Refer to typical characteristic "Frequency Response for Various C_L " for detail.

The OPA354's topology enhances its ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. Refer to typical characteristics "Recommended R_S vs Capacitive Load" and "Frequency Response vs Capacitive Load" for detail.

One method of improving capacitive load drive in the unitygain configuration is to insert a 10 Ω to 20 Ω resistor in series with the output, as shown in Figure 7. This significantly reduces ringing with large capacitive loads—see typical characteristic "Frequency Response vs Capacitive Load." However, if there is a resistive load in parallel with the capacitive load, R_S creates a voltage divider. This introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with R_L = 10k Ω and R_S = 20 Ω , there is only about a 0.2% error at the output.




FIGURE 7. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive.

WIDEBAND TRANSIMPEDANCE AMPLIFIER

Wide bandwidth, low input bias current, and low input voltage and current noise make the OPA354 an ideal wideband photodiode transimpedance amplifier for low-voltage singlesupply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design (as shown in Figure 8) are the expected diode capacitance (including the parasitic input common-mode and differential-mode input capacitance (2 + 2)pF for the OPA354), the desired transimpedance gain (R_F), and the Gain Bandwidth Product (GBP) for the OPA354 (100MHz). With these 3 variables set, the feedback capacitor value (C_F) may be set to control the frequency response.




FIGURE 8. Transimpedance Amplifier.

To achieve a maximally flat 2nd-order Butterworth frequency response, the feedback pole should be set to:

$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$$

Typical surface-mount resistors have a parasitic capacitance of around 0.2pF that must be deducted from the calculated feedback capacitance value.

Bandwidth is calculated by:

$$f_{-3dB} = \sqrt{\frac{GBP}{2\pi R_F C_D}} Hz$$

For even higher transimpedance bandwidth, the high-speed CMOS OPA355 (200MHz GBW) or the OPA655 (400MHz GBW) may be used.

PCB LAYOUT

Good high-frequency Printed Circuit Board (PCB) layout techniques should be employed for the OPA354. Generous use of ground planes, short, direct signal traces, and a suitable bypass capacitor located at the V+ pin will assure clean, stable operation. Large areas of copper also provide a means of dissipating heat that is generated in normal operation.

Sockets are definitely not recommended for use with any high-speed amplifier.

A 10nF ceramic bypass capacitor is the minimum recommended value; adding a 1μ F or larger tantalum capacitor in parallel can be beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving very low harmonic and intermodulation distortion.

POWER DISSIPATION

Power dissipation depends on power-supply voltage, signal and load conditions. With DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor, $V_S - V_O$. Power dissipation can be minimized by using the lowest possible



DAAEA ADAAAEA ADAAAEA

power-supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a DC output voltage of one half the power-supply voltage. Dissipation with AC signals is lower. Application Bulletin AB-039 (SBOA022), "Power Amplifier Stress and Power Handling Limitations," explains how to calculate or measure power dissipation with unusual signals and loads, and can be found at www.ti.com.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to 150°C, maximum. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered at 160°C. The thermal protection should trigger more than 35°C above the maximum expected ambient condition of your application.

PowerPAD THERMALLY ENHANCED PACKAGE

Besides the regular SOT23-5 and MSOP-8, the single and dual versions of the OPA354 also come in SO-8 PowerPAD. The SO-8 PowerPAD is a standard-size SO-8 package where the exposed leadframe on the bottom of the package can be soldered directly to the PCB to create an extremely low thermal resistance. This will enhance the OPA354's power dissipation capability significantly and eliminates the use of bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard PCB assembly techniques. NOTE: Since the SO-8 PowerPAD is pin-compatible with standard SO-8 packages, the OPA354 and OPA2354 can directly replace operational amplifiers in existing sockets. If the application does not require the higher power dissipation capability, the PowerPAD does not have to be soldered to the PCB.

The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the IC, as shown in Figure 9. This provides an extremely low thermal resistance (θ_{JC}) path between the die and the exterior of the package. The thermal pad on the bottom of the IC can then be soldered directly to the PCB, using the PCB as a heatsink. In addition, plated-through holes (vias) provide a low thermal resistance heat flow path to the back side of the PCB.




FIGURE 9. Section View of a PowerPAD Package.

PowerPAD ASSEMBLY PROCESS

1. The PowerPAD must be connected to the device's most negative supply voltage, which will be ground in single-supply applications, and V– in split-supply applications.

2. Prepare the PCB with a top-side etch pattern, as shown in Figure 10. There should be etch for the leads as well as etch for the thermal land.





FIGURE 10. 8-Pin PowerPAD PCB Etch and Via Pattern.


3. Place the recommended number of plated-through holes (or thermal vias) in the area of the thermal pad. These holes should be 13 mils in diameter. They are kept small so that solder wicking through the holes is not a problem during reflow. The minimum recommended number of holes for the SO-8 PowerPAD package is 5, as shown in Figure 10.

4. It is recommended, but not required, to place a small number of additional holes under the package and outside the thermal pad area. These holes provide additional heat paths between the copper thermal land and the ground plane. They may be larger because they are not in the area to be soldered, so wicking is not a problem. This is illustrated in Figure 10.

5. Connect all holes, including those within the thermal pad area and outside the pad area, to the internal ground plane or other internal copper plane for single-supply applications, and V– for split-supply applications.

6. When laying out these holes, do not use the typical web or spoke via connection methodology, as shown in Figure 11. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes soldering the vias that have ground





plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

7. The top-side solder mask should leave the pad connections and the thermal pad area exposed. The thermal pad area should leave the 13 mil holes exposed. The larger holes outside the thermal pad area may be covered with solder mask. 8. Apply solder paste to the exposed thermal pad area and all of the package terminals.

9. With these preparatory steps in place, the PowerPAD IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.


For detailed information on the PowerPAD package including thermal modeling considerations and repair procedures, please see technical Brief SLMA002, "PowerPAD Thermally Enhanced Package," located at www.ti.com.



PACKAGE DRAWINGS

DDA (S-PDSO-G8)

Power PAD PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.


D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

TEYAS

This pad is electrically and thermally connected to the backside of the die and possibly selected leads.

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178



DGK (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated