### TRIPLE 2-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

SCLS503 - MAY 2003

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 105°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree<sup>†</sup>
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Supports Mixed-Mode Voltage Operation on All Ports
- High On-Off Output-Voltage Ratio
- † Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Low Crosstalk Between Switches
- Individual Switch Controls
- Extremely Low Input Current
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### PW PACKAGE (TOP VIEW)



### description/ordering information

This triple 2-channel CMOS analog multiplexer/demultiplexer is designed for 2-V to 5.5-V V<sub>CC</sub> operation.


The SN74LV4053A handles both analog and digital signals. Each channel permits signals with amplitudes up to 5.5 V (peak) to be transmitted in either direction.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

#### ORDERING INFORMATION

TA	PACKAGE‡		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 105°C	TSSOP – PW Tape and reel		SN74LV4053ATPWREP	L4053EP

<sup>&</sup>lt;sup>‡</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.






SCLS503 - MAY 2003

### **FUNCTION TABLE**

	INP	ON OUANNEL O		
INH	С	В	Α	ON CHANNELS
L	L	L	L	1Y0, 2Y0, 3Y0
L	L	L	Н	1Y1, 2Y0, 3Y0
L	L	Н	L	1Y0, 2Y1, 3Y0
L	L	Н	Н	1Y1, 2Y1, 3Y0
L	Н	L	L	1Y0, 2Y0, 3Y1
L	Н	L	Н	1Y1, 2Y0, 3Y1
L	Н	Н	L	1Y0, 2Y1, 3Y1
L	Н	Н	Н	1Y1, 2Y1, 3Y1
Н	Χ	X	Χ	None

### logic diagram (positive logic)



SCLS503 - MAY 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7.0 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7.0 V
Switch I/O voltage range, V <sub>IO</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
I/O diode current, $I_{IOK}$ ( $V_{IO} < 0$ or $V_{IO} > V_{CC}$ )	±50 mA
Switch through current, I <sub>T</sub> (V <sub>IO</sub> = 0 to V <sub>CC</sub> )	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	108°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		2‡	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
.,	High-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> × 0.7		,,	
$V_{IH}$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> × 0.7		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7			
		V <sub>CC</sub> = 2 V		0.5		
.,	Low-level input voltage, control inputs	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		$V_{CC} \times 0.3$	,,	
$V_{IL}$		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		$V_{CC} \times 0.3$		
VI	Control input voltage		0	5.5	V	
V <sub>IO</sub>	Input/output voltage		0	VCC	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		
TA	Operating free-air temperature		-40	105	°C	

<sup>‡</sup> With supply voltages at or near 2 V, the analog switch on-state resistance becomes very nonlinear. It is recommended that only digital signals be transmitted at these low supply voltages.

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS503 - MAY 2003

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST		T,	λ = 25°C	;	SN74LV40		
	PARAMETER	CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	UNIT
	0		2.3 V		41	180		225	
ron	On-state switch resistance	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ or GND},$ $V_{INIH} = V_{II}$ , (see Figure 1)	3 V		30	150		190	Ω
		TINH = TIE, (666 Figure 1)	4.5 V		23	75		100	
		1 0 mA V V ( CND	2.3 V		139	500		600	
ron(p)	Peak on-state resistance	$I_T = 2 \text{ mA}, V_I = V_{CC} \text{ to GND},$ $V_{INIH} = V_{II}$	3 V		63	180		225	Ω
. ,		VINH - VIL	4.5 V		35	100		125	
	Difference in on-state		2.3 V		2	30		40	
$\Delta r_{on}$	resistance between switches	I <sub>T</sub> = 2 mA, V <sub>I</sub> = V <sub>CC</sub> to GND, V <sub>INH</sub> = V <sub>IL</sub>	3 V		1.6	20		30	Ω
			4.5 V		1.3	15		20	
Ц	Control input current	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V			±0.1		±1	μΑ
IS(off)	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = GND$ , or $V_I = GND$ and $V_O = V_{CC}$ , $V_{INH} = V_{IH}$ , (see Figure 2)	5.5 V			±0.1		±1	μА
I <sub>S(on)</sub>	On-state switch leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>INH</sub> = V <sub>IH</sub> (see Figure 3)	5.5 V			±0.1		±1	μА
Icc	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5 V					20	μΑ
C <sub>IC</sub>	Control input capacitance				2				pF
C <sub>IS</sub>	Common terminal capacitance				8.2				pF
cos	Switch terminal capacitance			_	5.6	_		_	pF
CF	Feed-through capacitance				0.5				pF

### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

D41	AMETER	FROM	то	TEST	TA	λ = 25°C	;	SN74LV40	LINUT	
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN TYP MAX		MIN	MAX	UNIT	
t <sub>PLH</sub>	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		2.5	10		16	ns
tPZH tPZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		7.6	18		23	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		7.7	18		23	ns
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		4.4	12		18	ns
tPZH tPZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		8.8	28		35	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		11.7	28		35	ns

SCLS503 - MAY 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

	DAMETER	FROM	то	TEST	T <sub>A</sub> = 25°C			SN74LV405	ЗА-ЕР	UNIT
PAI	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN TYP MAX		MIN	MAX	UNII	
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		1.6	6		10	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		5.3	12		15	ns
tPHZ tPLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		6.1	12		15	ns
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		2.9	9		12	ns
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		6.1	20		25	ns
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		8.9	20		25	ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted)

	AMETER	FROM	то	D TEST		T <sub>A</sub> = 25°C			SN74LV4053A-EP		
PAR	RAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNIT	
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 15 pF, (see Figure 4)		0.9	4		7	ns	
tPZH tPZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		3.8	8		10	ns	
tPHZ tPLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 15 pF, (see Figure 5)		4.6	8		10	ns	
tPLH tPHL	Propagation delay time	COM or Yn	Yn or COM	C <sub>L</sub> = 50 pF, (see Figure 4)		1.8	6		8	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Enable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		4.3	14		18	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Disable delay time	INH	COM or Yn	C <sub>L</sub> = 50 pF, (see Figure 5)		6.3	14		18	ns	

SCLS503 - MAY 2003

### analog switch characteristics

DADAMETED	FROM	то	7507.001	IDITION O	.,	T	√ = 25°C	;	
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	IDITIONS	vcc	MIN	TYP	MAX	UNIT
			C <sub>L</sub> = 50 pF,				30		
Frequency response (switch on)	COM or Yn	Yn or COM	$R_L$ = 600 Ω, $f_{in}$ = 1 MHz (sine	wave)	3 V		35		MHz
(owner on)			(see Note 5 and F		4.5 V		50		
			C <sub>L</sub> = 50 pF,		2.3 V		-45		
Crosstalk (between any switches)	COM or Yn	Yn or COM	$R_L$ = 600 Ω, $f_{in}$ = 1 MHz (sine	wave)	3 V		-45		dB
			(see Note 6 and Figure 7)		4.5 V		-45		
			C <sub>L</sub> = 50 pF,		2.3 V		20		
Crosstalk (control input to signal output)	INH	COM or Yn	$R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz (square wave)}$ (see Figure 8)		3 V		35		mV
(control input to signal output)					4.5 V		65		
			C <sub>L</sub> = 50 pF,		2.3 V		-45		
Feed-through attenuation (switch off)	COM or Yn	Yn or COM	$R_L = 600 \Omega$ , $f_{in} = 1 \text{ MHz}$ (see Note 6 and Figure 9)		3 V		-45		dB
(ownorr on)					4.5 V		-45		
			R <sub>L</sub> = 10 kΩ, f <sub>in</sub> = 1 kHz	V <sub>I</sub> = 2 V <sub>p-p</sub>	2.3 V		0.1		
Sine-wave distortion	COM or Yn	Yn or COM		$f_{in} = 1 \text{ kHz}$ $V_I = 2.5 V_D$	V <sub>I</sub> = 2.5 V <sub>p-p</sub>	3 V		0.1	
			(sine wave) (see Figure 10)	$V_I = 4 V_{p-p}$	4.5 V		0.1		

NOTES: 5. Adjust f<sub>in</sub> voltage to obtain 0-dBm output. Increase f<sub>in</sub> frequency until dB meter reads –3 dB.

6. Adjust fin voltage to obtain 0-dBm input.

### operating characteristics, $V_{CC}$ = 3.3 V, $T_A$ = 25°C

	PARAMETER	TEST CO	TYP	UNIT	
Cpc	Power dissipation capacitance	$C_L = 50 pF$ ,	f = 10 MHz	5.3	pF

### PARAMETER MEASUREMENT INFORMATION





Figure 1. On-State Resistance Test Circuit





Condition 1:  $V_I = 0$ ,  $V_O = V_{CC}$ Condition 2:  $V_I = V_{CC}$ ,  $V_O = 0$ 

Figure 2. Off-State Switch Leakage-Current Test Circuit




Figure 3. On-State Switch Leakage-Current Test Circuit




Figure 4. Propagation Delay Time, Signal Input to Signal Output






Figure 5. Switching Time (tpzL, tpLZ, tpzH, tpHZ), Control to Signal Output

**VOLTAGE WAVEFORMS** 




Figure 6. Frequency Response (Switch On)






Figure 7. Crosstalk Between Any Two Switches




Figure 8. Crosstalk Between Control Input and Switch Output




Figure 9. Feed-Through Attenuation (Switch Off)






Figure 10. Sine-Wave Distortion

### PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265