捷多邦,专业PCB**MSP430011财和\$MSP**430F11x1A MIXED SIGNAL MICROCONTROLLER

SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

- Low Supply Voltage Range 1.8 V 3.6 V
- **Ultralow-Power Consumption**
 - Active Mode: 160 μA at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μA
 - Off Mode (RAM Retention): 0.1 μA
- Wake-Up From Standby Mode in less than 6 us
- 16-Bit RISC Architecture, 125 ns **Instruction Cycle Time**
- **Basic Clock Module Configurations:**
 - Various Internal Resistors
 - Single External Resistor
 - 32-kHz Crystal
 - High-Frequency Crystal
 - Resonator
 - External Clock Source
- 16-Bit Timer A With Three Capture/Compare Registers
- Slope A/D Converter With External Components
- **On-Chip Comparator for Analog Signal** Compare Function or Slope A/D Conversion

- Serial Onboard Programming, No External Programming Voltage Needed Programmable Code Protection by Security Fuse
- Family Members Include:

MSP430C1101: 1KB ROM, 128B RAM MSP430C1111: 2KB ROM, 128B RAM MSP430C1121: 4KB ROM, 256B RAM

MSP430F1101A: 1KB + 128B Flash Memory

128B RAM

MSP430F1111A: 2KB + 256B Flash Memory

128B RAM

MSP430F1121A: 4KB + 256B Flash Memory **256B RAM**

- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package, 20-Pin Plastic Small-Outline Thin Package, 20-Pin TVSOP (F11x1A only) and 24-Pin QFN†
- For Complete Module Descriptions, Refer to the MSP430x1xx Family User's Guide, Literature Number SLAU049

description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6µs.

The MSP430x11x1 series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer, versatile analog comparator and fourteen I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand alone RF sensor front end is another area of application. The I/O port inputs provide single slope A/D conversion capability on resistive sensors.

AVAILABLE OPTIONS


	PACKAGED DEVICES							
T _A	PLASTIC 20-PIN SOWB (DW)	PLASTIC 20-PIN TSSOP (PW)	PLASTIC 20-PIN TVSOP (DGV)	PLASTIC 24-PIN QFN (RGE)				
-40°C to 85°C	MSP430C1101IDW MSP430C1111IDW MSP430C1121IDW MSP430F1101AIDW MSP430F1111AIDW MSP430F1121AIDW	MSP430C1101IPW MSP430C1111IPW MSP430C1121IPW MSP430F1101AIPW MSP430F1111AIPW MSP430F1121AIPW	MSP430F1101AIDGV MSP430F1111AIDGV MSP430F1121AIDGV	MSP430C1101IRGE [†] MSP430C1111IRGE [†] MSP430C1121IRGE [†] MSP430F1101AIRGE [†] MSP430F1111AIRGE [†] MSP430F1121AIRGE [†]				



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003



Note: Power pad and NC pins not internally connected

functional block diagram





SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

Terminal Functions

TERMINAL							
NAME	DW, PW, or DGV	RGE		DESCRIPTION			
NAME	NO.	NO.	1/0				
P1.0/TACLK	13	13	I/O	General-purpose digital I/O pin/Timer_A, clock signal TACLK input			
P1.1/TA0	14	14	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0A input, compare: Out0 output/BSL transmit			
P1.2/TA1	15	15	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI1A input, compare: Out1 output			
P1.3/TA2	16	16	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output			
P1.4/SMCLK/TCK	17	17	I/O	General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test			
P1.5/TA0/TMS	18	18	I/O	General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test			
P1.6/TA1/TDI	19	20	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input terminal			
P1.7/TA2/TDO/TDI†	20	21	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming			
P2.0/ACLK	8	6	I/O	General-purpose digital I/O pin/ACLK output			
P2.1/INCLK	9	7	I/O	General-purpose digital I/O pin/Timer_A, clock signal at INCLK			
P2.2/CAOUT/TA0	10	8	I/O	General-purpose digital I/O pin/Timer_A, capture: CCI0B input/comparator_A, output/BSL receive			
P2.3/CA0/TA1	11	10	I/O	General-purpose digital I/O pin/Timer_A, compare: Out1 output/ comparator_A, input			
P2.4/CA1/TA2	12	11	I/O	General-purpose digital I/O pin/Timer_A, compare: Out2 output/ comparator_A, input			
P2.5/R _{OSC}	3	24	I/O	General-purpose digital I/O pin/input for external resistor that defines the DCO nominal frequency			
RST/NMI	7	5	I	Reset or nonmaskable interrupt input			
TEST	1	22	I	Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST.			
Vcc	2	23		Supply voltage			
V _{SS}	4	2		Ground reference			
XIN	6	4	I	Input terminal of crystal oscillator			
XOUT	5	3	I/O	Output terminal of crystal oscillator			

[†]TDO or TDI is selected via JTAG instruction.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.




Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5> R5
Single operands, destination only	e.g. CALL R8	PC>(TOS), R8> PC
Relative jump, un/conditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	s	D	SYNTAX	EXAMPLE	OPERATION
Register	•	•	MOV Rs,Rd	MOV R10,R11	R10> R11
Indexed	•	•	MOV X(Rn),Y(Rm)	MOV 2(R5),6(R6)	M(2+R5)> M(6+R6)
Symbolic (PC relative)	•	•	MOV EDE,TONI		M(EDE)> M(TONI)
Absolute	•	•	MOV &MEM,&TCDAT		M(MEM)> M(TCDAT)
Indirect	•		MOV @Rn,Y(Rm)	MOV @R10,Tab(R6)	M(R10)> M(Tab+R6)
Indirect autoincrement	•		MOV @Rn+,Rm	MOV @R10+,R11	M(R10)> R11 R10 + 2> R10
Immediate	•		MOV #X,TONI	MOV #45,TONI	#45> M(TONI)

NOTE: S = source D = destination



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode AM:
 - All clocks are active
- Low-power mode 0 (LPM0);
 - CPU is disabled ACLK and SMCLK remain active. MCLK is disabled
- Low-power mode 1 (LPM1);
 - CPU is disabled
 ACLK and SMCLK remain active. MCLK is disabled
 DCO's dc-generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2);
 - CPU is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator remains enabled
 ACLK remains active
- Low-power mode 3 (LPM3);
 - CPU is disabled MCLK and SMCLK are disabled DCO's dc-generator is disabled ACLK remains active
- Low-power mode 4 (LPM4);
 - CPU is disabled
 ACLK is disabled
 MCLK and SMCLK are disabled
 DCO's dc-generator is disabled
 Crystal oscillator is stopped



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the memory with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up, external reset, watchdog	WDTIFG (Note1) KEYV (Note 1)	Reset	0FFFEh	15, highest
NMI, oscillator fault, flash memory access violation	NMIIFG (Notes 1 and 4) OFIFG (Notes 1 and 4) ACCVIFG (Notes 1 and 4)	(non)-maskable, (non)-maskable, (non)-maskable	0FFFCh	14
			0FFFAh	13
			0FFF8h	12
Comparator_A	CAIFG	maskable	0FFF6h	11
Watchdog Timer	WDTIFG	maskable	0FFF4h	10
Timer_A	TACCR0 CCIFG (Note 2)	maskable	0FFF2h	9
Timer_A	TACCR1 and TACCR2 CCIFGs, TAIFG (Notes 1 and 2)	maskable	0FFF0h	8
			0FFEEh	7
			0FFECh	6
			0FFEAh	5
			0FFE8h	4
I/O Port P2 (eight flags – see Note 3)	P2IFG.0 to P2IFG.7 (Notes 1 and 2)	maskable	0FFE6h	3
I/O Port P1 (eight flags)	P1IFG.0 to P1IFG.7 (Notes 1 and 2)	maskable	0FFE4h	2
			0FFE2h	1
			0FFE0h	0, lowest

NOTES: 1. Multiple source flags

- 2. Interrupt flags are located in the module
- 3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0–5) implemented on the 'C11x1 and 'F11x1A devices.
- 4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0			
0h			ACCVIE	NMIIE			OFIE	WDTIE			
·			rw-0	rw-0			rw-0	rw-0			
WDTIE: OFIE: NMIIE: ACCVIE:	is confiç Oscillat (Non)m	Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode. Oscillator fault enable (Non)maskable interrupt enable Flash access violation interrupt enable									
Address	7	6	5	4	3	2	1	0			
01h											
interrupt flag	register 1 a	nd 2	5	4	3	2	1	0			
02h				NMIIFG			OFIFG	WDTIFG			
WDTIFG: OFIFG: NMIIFG:	Reset o	rw-0 rw-1 rw-0 Set on Watchdog Timer overflow (in watchdog mode) or security key violation. Reset on V _{CC} power-up or a reset condition at RST/NMI pin in reset mode. Flag set on oscillator fault Set via RST/NMI-pin									
Address	7	6	5	4	3	2	1	0			
03h											
Legend											



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

memory organization

	MSP430C1111	I	MSP430C112	1	MSP430F1101	A 1	WSP430F1111	A	MSP430F1121	Α
FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector	FFFFh FFE0h	Int. Vector	
FFDFh F800h	2 KB ROM	FFDFh	4 KB	FFDFh FC00h	1 KB Flash Segment0,1	FFDFh F800h	2 KB Flash Segment0,3	FFDFh	4 KB Flash Segment0-7	Main Memory
		F000h	ROM	10FFh	128B Flash	10FFh	2×128B	F000h		
				1080h	SegmentA	40001	Flash SegmentA,B	10FFh	2×128B Flash	Information Memory
				0FFFh	1 KB	1000h		1000h 0FFFh	SegmentA,B 1 KB	
				0C00h	Boot ROM	0FFFh 0C00h	1 KB Boot ROM	0C00h	Boot ROM	
		02FFh						02FFh		
027Fh 0200h	128B RAM	0200h	256B RAM	027Fh 0200h	128B RAM	027Fh 0200h	128B RAM	0200h	256B RAM	
01FFh 0100h	16b Per.	01FFh 0100h	16b Per.	01FFh 0100h	16b Per.	01FFh 0100h	16b Per.	01FFh 0100h	16b Per.	
00FFh 0010h	8b Per.	00FFh 0010h	8b Per.	00FFh 0010h	8b Per.	00FFh 0010h	8b Per.	00FFh 0010h	8b Per.	
000Fh 0000h	SFR	000Fh 0000h	SFR	000Fh 0000h	SFR	000Fh 0000h	SFR	000Fh 0000h	SFR	

bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report *Features of the MSP430 Bootstrap Loader*, Literature Number SLAA089.

BSL Function	DW, PW, & DGV Pin	RGE Pin
Data Transmit	14 - P1.1	14 - P1.1
Data Receive	10 - P2.2	8 - P2.2

flash memory


The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0–n. Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

flash memory (continued)



NOTE: All segments not implemented on all devices.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430x1xx Family User's Guide, literature number SLAU049.

oscillator and system clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 6 μ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a 32768-Hz watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:

Six bits of port P2, P2.0 to P2.5, are available on external pins – but all control and data bits for port P2 are implemented.

watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

comparator_A

The primary function of the comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

timer_A3

Timer_A3 is a 16-bit timer/counter with three capture/compare registers. Timer_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

		Tir	mer_A3 Signal Connec	ctions				
Input Pin N	lumber	Device Input Signal Module Input Nam		Module Output Signal	Output Pin I	Output Pin Number		
DW, PW, DGV	RGE				DW, PW, DGV	RGE		
13 - P1.0	13 - P1.0	TACLK	TACLK					
		ACLK	ACLK	A I A				
		SMCLK	SMCLK	NA				
9 - P2.1	7 - P2.1	INCLK	INCLK					
14 - P1.1	14 - P1.1	TA0	CCI0A		14 - P1.1	14 - P1.1		
10 - P2.2	8 - P2.2	TA0	CCI0B	TAO	18 - P1.5	18 - P1.5		
		DVss	GND	TA0				
		DVCC	Vcc					
15 - P1.2	15 - P1.2	TA1	CCI1A		11 - P2.3	10 - P2.3		
		CAOUT (internal)	CCI1B	T	15 - P1.2	15 - P1.2		
		DVss	GND	TA1	19 - P1.6	20 - P1.6		
		DVCC	Vcc					
16 - P1.3	16 - P1.3	TA2	CCI2A		12 - P2.4	11 - P2.4		
		ACLK (internal)	CCI2B	TAO	16 - P1.3	16 - P1.3		
		DVss	GND	TA2	20 - P1.7	21 - P1.7		
		DVCC	Vcc					

SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

peripheral file map

PER	PERIPHERALS WITH WORD ACCESS						
Timer_A	Reserved Reserved Reserved Reserved Capture/compare register Capture/compare register Capture/compare register Timer_A register Reserved Reserved Reserved Reserved Capture/compare control Capture/compare control Capture/compare control Timer_A control Timer_A interrupt vector	TACCR2 TACCR1 TACCR0 TAR TACCTL2 TACCTL1 TACCTL0 TACTL TAIV	017Eh 017Ch 017Ah 0178h 0176h 0174h 0172h 0170h 016Eh 016Ch 016Ah 0168h 0166h 0164h 0162h 0160h 012Eh				
Flash Memory	Flash control 3 Flash control 2 Flash control 1	FCTL3 FCTL2 FCTL1	012Ch 012Ah 0128h				
Watchdog	Watchdog/timer control	WDTCTL	0120h				
PER	PIPHERALS WITH BYTE ACCESS	S					
Comparator_A Basic Clock	Comparator_A port disable Comparator_A control2 Comparator_A control1 Basic clock system control2	CAPD CACTL2 CACTL1 BCSCTL2	05Bh 05Ah 059h 058h				
Basic Glock	Basic clock system control1 DCO clock frequency control	BCSCTL1 DCOCTL	057h 056h				
Port P2	Port P2 selection Port P2 interrupt enable Port P2 interrupt edge select Port P2 interrupt flag Port P2 direction Port P2 output Port P2 input	P2SEL P2IE P2IES P2IFG P2DIR P2OUT P2IN	02Eh 02Dh 02Ch 02Bh 02Ah 029h 028h				
Port P1	Port P1 selection Port P1 interrupt enable Port P1 interrupt edge select Port P1 interrupt flag Port P1 direction Port P1 output Port P1 input	P1SEL P1IE P1IES P1IFG P1DIR P1OUT P1IN	026h 025h 024h 023h 022h 021h 020h				
Special Function	SFR interrupt flag2 SFR interrupt flag1 SFR interrupt enable2 SFR interrupt enable1	IFG2 IFG1 IE2 IE1	003h 002h 001h 000h				



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

absolute maximum ratings†

Voltage applied at V _{CC} to V _{SS}	
Voltage applied to any pin (see Note)	0.3 V to V _{CC} +0.3 \
Diode current at any device terminal	±2 m/
Storage temperature, T _{sta} (unprogrammed device) .	–55°C to 150°C
Storage temperature, Teta (programmed device)	

NOTE: All voltages referenced to VSS. The JTAG fuse-blow voltage, VFB, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.

recommended operating conditions

			MIN	NOM	MAX	UNITS	
O	- Maria Maria A	MSP430C11x1	1.8		3.6	.,	
Supply voltage during program execution, V _{CC} (see Note 1)		MSP430F11x1A	1.8		3.6	V	
Supply voltage during program/e	erase flash memory, V _{CC}	MSP430F11x1A	2.7		3.6	V	
Supply voltage, VSS				0		V	
Operating free-air temperature r	MSP430x11x1(A)	-40		85	°C		
	LF mode selected, XTS=0	Watch crystal		32768		Hz	
LFXT1 crystal frequency, f(LFXT1) (see Note 2)	V=-	Ceramic resonator	450		8000	kHz	
((LFX 1) (See 140te 2)	XT1 mode selected, XTS=1	Crystal	1000		8000		
Processor frequency f _(system) (MCLK signal)		V _{CC} = 1.8 V, MSP430x11x1(A)	dc		4.15	MHz	
		V _{CC} = 3.6 V, MSP430x11x1(A)	dc		8		
Flash timing generator frequence	y, f(FTG)	MSP430F11x1A	257		476	kHz	
Cumulative program time, block	-write, t _(CPT) (see Note 3)	V _{CC} = 2.7 V/3.6 V MSP430F11x1A			4	ms	
	ass erase time, t(MEras) (See also the flash memory, timing generator, ntrol register FCTL2 section, see Note 4)		200			ms	
Low-level input voltage (TCK, TMS, TDI, RST/NMI), V _{IL} (excluding XIN, XOUT)		V _{CC} = 2.2 V/3 V	VSS	\	/ _{SS} +0.6	V	
High-level input voltage (TCK, T (excluding XIN, XOUT)	MS, TDI, RST/NMI), VIH	V _{CC} = 2.2 V/3 V	0.8×V _{CC}		VCC	V	
Input levels at XIN, XOUT	VIL(XIN, XOUT) VIH(XIN, XOUT)	V _{CC} = 2.2 V/3 V	V _{SS}	().2×V _{CC}	٧	

- NOTES: 1. The LFXT1 oscillator in LF mode requires a resistor of 5.1 M Ω from XOUT to VSS when VCC < 2.5 V. The LFXT1 oscillator in XT1 mode accepts a ceramic resonator or a crystal frequency of 4 MHz at VCC \geq 2.2 V. The LFXT1 oscillator in XT1 mode accepts a ceramic resonator or a crystal frequency of 8 MHz at VCC \geq 2.8 V.
 - 2. The LFXT1 oscillator in LF mode requires a watch crystal.
 - The LFXT1 oscillator in XT1 mode accepts a ceramic resonator or a crystal.
 - 3. The cumulative program time must not be exceeded during a block-write operation.
 - 4. The mass erase duration generated by the flash timing generator is at least 11.1 ms. The cumulative mass erase time needed is 200 ms. This can be achieved by repeating the mass erase operation until the cumulative mass erase time is met (a minimum of 19 cycles may be required).



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (continued)

MSP430C11x1 and MSP430F11x1A Devices 8 MHz at 3.6 V 4.15 MHz at 1.8 V 1 0 0 1 2 3 4

NOTE: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.7 V.

Figure 1. Frequency vs Supply Voltage

V_{CC} - Supply Voltage - V



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

supply current (into V_{CC}) excluding external current

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
			$T_A = -40^{\circ}C$ to		V _{CC} = 2.2 V		160	200	
		C11x1	f(MCLK) = f(S)	MCLK) = 1 MHz, 768 Hz	V _{CC} = 3 V		240	300	
			$T_A = -40^{\circ}C$ to) + 85°C,	$V_{CC} = 2.2 \text{ V}$		1.3	2	
			f(MCLK) = f(S	f(MCLK) = f(SMCLK) = f(ACLK) = 4096 Hz			2.5	3.2	
I(AM)	Active mode		$T_A = -40^{\circ}C$ to $f_{MCLK} = f_{(SM)}$) + 85°C, (ICLK) = 1 MHz,	V _{CC} = 2.2 V		200	250	μΑ
		F11x1A	f(ACLK) = 32, Program exec	768 Ĥz, cutes in flash	VCC = 3 V		300	350	
			$T_A = -40^{\circ}C$ to		$V_{CC} = 2.2 \text{ V}$		3	5	
			Program exect f(MCLK) = f(S	MCLK) = f(ACLK) = 4096 Hz	V _{CC} = 3 V		11	18	
		C11x1	$T_A = -40^{\circ}C$ to) + 85°C,	V _{CC} = 2.2 V		30	40	
	Low-power mode,	CTIXT	f(MCLK) = 0, 1 f(ACLK) = 32,	f(SMCLK) = 1 MHz, 768 Hz	V _{CC} = 3 V		51	60	
I(CPUOff)	(LPM0)	E11v1 A	$T_A = -40^{\circ}C$ to) + 85°C,	V _{CC} = 2.2 V		32	45	μΑ
		F11x1A	f(MCLK) = 0, 1 f(ACLK) = 32,	f(SMCLK) = 1 MHz, 768 Hz	VCC = 3 V		55	70	
_			$T_A = -40^{\circ}C$ to	$\lambda = -40^{\circ}\text{C to} + 85^{\circ}\text{C},$ V _{CC}			11	14	_
I(LPM2)	Low-power mode, (LPM2)		MCLK) = 0 MHz, 768 Hz, SCG0 = 0	V _{CC} = 3 V		17	22	μΑ
		C11x1	$T_A = -40^{\circ}C$ to	$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C,$			1.2	1.7	
			f(MCLK) = f(S) f(ACLK) = 32	MCLK) = 0 MHz, 768 Hz, SCG0 = 1	V _{CC} = 3 V		2	2.7	
			$T_A = -40^{\circ}C$				0.8	1.2	
I(LPM3)	Low-power mode, (LPM3)		T _A = 25°C	fa.co. co = 0.MHz	V _{CC} = 2.2 V		0.7	1	uΑ
(LFIVIS)	(LI WIO)	F11x1A	T _A = 85°C	f(MCLK) = 0 MHz, f(SMCLK) = 0 MHz,			1.6	2.3	μ
		FTIXTA	T _A = −40°C	f(ACLK) = 32,768 Hz,			1.8	2.2	
			T _A = 25°C	SCG0 = 1	VCC = 3 V		1.6	1.9	
			T _A = 85°C	1			2.3	3.4	
			T _A = −40°C				0.1	0.5	
		C11x1	T _A = 25°C	1	V _{CC} = 2.2 V/3 V		0.1	0.5	
In many	Low-power mode,		T _A = 85°C	f(MCLK) = 0 MHz			0.4	0.8	
I(LPM4)	(LPM4)		T _A = −40°C	f(SMCLK) = 0 MHz, f(ACLK) = 0 Hz, SCG0 = 1			0.1	0.5	μΑ
		 	T _A = 25°C		$V_{CC} = 2.2 \text{ V/3 V}$		0.1	0.5]
İ			T _A = 85°C				0.8	1.9	

NOTE: All inputs are tied to 0 V or $V_{\hbox{\footnotesize{CC}}}$. Outputs do not source or sink any current.

current consumption of active mode versus system frequency, C version, F version

 $I_{AM} = I_{AM[1 \text{ MHz}]} \times f_{system} \text{ [MHz]}$

current consumption of active mode versus supply voltage, C version

 $I_{AM} = I_{AM[3\ V]} + 105\ \mu A/V \times (V_{CC} - 3\ V)$

current consumption of active mode versus supply voltage, F version

 $I_{AM} = I_{AM[3\ V]} + 120\ \mu A/V \times (V_{CC} - 3\ V)$



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs Port P1 and Port P2; P1.0 to P1.7, P2.0 to P2.5

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
V	Desitive main a imput through and walte as	V _{CC} = 2.2 V	1.1	1.5	V
V _{IT+}	Positive-going input threshold voltage	$V_{CC} = 3 V$	1.5	1.9	V
	No mathematical through the collection	V _{CC} = 2.2 V	0.4	0.9	.,
V _{IT} _	Negative-going input threshold voltage	$V_{CC} = 3 V$	0.9	1.3	V
V.	Input voltage hyptogeis (Vi- Vi- Vi-	V _{CC} = 2.2 V	0.3	1.1	. v
V _{hys}	ys Input voltage hysteresis (V _{IT+} – V _{IT} _)	V _{CC} = 3 V	0.5	1	V

outputs Port 1 to P2; P1.0 to P1.7, P2.0 to P2.5

	PARAMETER	TEST	CONDITIONS		MIN	TYP MAX	UNIT
		$I_{(OHmax)} = -1.5 \text{ mA}$	V 00V	See Note 1	V _{CC} -0.25	Vcc	
	High-level output voltage VOH Port 1 and Port 2 (C11x1) Port 1 (F11x1A)	$I_{(OHmax)} = -6 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 2	V _C C-0.6	VCC	V
VOH		$I_{(OHmax)} = -1.5 \text{ mA}$	\/ 2\/	See Note 1	V _{CC} -0.25	VCC	V
	,	$I_{(OHmax)} = -6 \text{ mA}$	VCC = 3 V	See Note 2	V _C C-0.6	VCC	
	$I_{(OHmax)} = -1 \text{ mA}$		See Note 3	V _{CC} -0.25	VCC		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	High-level output voltage	$I_{(OHmax)} = -3.4 \text{ mA}$	$V_{CC} = 2.2 \text{ V}$	See Note 3	V _{CC} -0.6	V _{CC}	.,
VOH	Port 2 (F11x1A)	$I_{(OHmax)} = -1 \text{ mA}$.,	See Note 3	V _{CC} -0.25	VCC	V
		$I_{(OHmax)} = -3.4 \text{ mA}$	VCC = 3 V	See Note 3	V _{CC} -0.6	VCC	
		$I_{(OLmax)} = 1.5 \text{ mA}$	V 00V	See Note 1	VSS	V _{SS} +0.25	
	Low-level output voltage	I _(OLmax) = 6 mA	$V_{CC} = 2.2 \text{ V}$	See Note 2	VSS	V _{SS} +0.6	V
VOL	Port 1 and Port 2 (C11x1, F11x1A)	$I_{(OLmax)} = 1.5 \text{ mA}$	V 2V	See Note 1	VSS	V _{SS} +0.25	٧
	· · · · · · · · · · · · · · · · · · ·	I(OLmax) = 6 mA	VCC = 3 V	See Note 2	Vss	V _{SS} +0.6	


NOTES: 1. The maximum total current, I_{OHmax} and I_{OLmax}, for all outputs combined, should not exceed ±12 mA to hold the maximum voltage drop specified.




^{2.} The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed ±48 mA to hold the maximum voltage drop specified.

^{3.} One output loaded at a time.


outputs - Ports P1 and P2 (continued)



TYPICAL LOW-LEVEL OUTPUT CURRENT vs LOW-LEVEL OUTPUT VOLTAGE




TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE



NOTE: One output loaded at a time.

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

leakage current

PARAMETER		TEST COND	TEST CONDITIONS		TYP	MAX	UNIT
l _{lkg(Px.x)}	IPak Sara da sa Isabana samat	Port P1: P1.x, $0 \le x \le 7$ (see Notes 1, 2)	$V_{CC} = 2.2 \text{ V/3 V},$		±50	±50	
		Port P2: P2.x, $0 \le x \le 5$ (see Notes 1, 2)	$V_{CC} = 2.2 \text{ V/3 V},$			±50	nA

NOTES: 1. The leakage current is measured with VSS or VCC applied to the corresponding pin(s), unless otherwise noted.

optional resistors, individually programmable with ROM code (see Note 1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _(opt1)			2.5	5	10	kΩ
R _(opt2)			3.8	7.7	15	kΩ
R _(opt3)			7.6	15	31	kΩ
R _(opt4)			11.5	23	46	kΩ
R _(opt5)	Resistors, individually programmable with ROM code, all port pins,	Va a 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	23	45	90	kΩ
R _(opt6)	values applicable for pulldown and pullup	$V_{CC} = 2.2 \text{ V/3 V}$	46	90	180	kΩ
R _(opt7)			70	140	280	kΩ
R _(opt8)			115	230	460	kΩ
R _(opt9)			160	320	640	kΩ
R _(opt10)			205	420	830	kΩ

NOTE 1: Optional resistors Roptx for pulldown or pullup are not available in standard flash memory device MSP430F11x1A.

inputs Px.x, TAx

	PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
			2.2 V/3 V	1.5			cycle
t(int)	External interrupt timing	Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1)	2.2 V	62			
, ,		To the morrapt mag, (see Note 1)	3 V	50			ns
			2.2 V/3 V	1.5			cycle
t(cap)	Timer_A, capture timing	TA0, TA1, TA2 (see Note 2)	2.2 V	62			
\ \ \ /			3 V	50			ns
4	Timer_A clock frequency	TACLK INCLKA	2.2 V			8	N 41 1-
f(TAext)	externally applied to pin	TACLK, INCLK $t_{(H)} = t_{(L)}$	3 V			10	MHz
,	Taran A alash faransan	OMOLIK on A OLIK of most colored	2.2 V			8	N 41 1-
f(TAint)	Timer_A clock frequency	SMCLK or ACLK signal selected	3 V			10	MHz

NOTES: 1. The external signal sets the interrupt flag every time the minimum t_(int) cycle and time parameters are met. It may be set even with trigger signals shorter than t_(int). Both the cycle and timing specifications must be met to ensure the flag is set. t_(int) is measured in MCLK cycles.

The external capture signal triggers the capture event every time the mimimum t_(Cap) cycle and time parameters are met. A capture may be triggered with capture signals even shorter than t_(Cap). Both the cycle and timing specifications must be met to ensure a correct capture of the 16-bit timer value and to ensure the flag is set.



^{2.} The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

outputs P1.x, P2.x, TAx

Р	ARAMETER	TEST	CONDITIONS	VCC	MIN	TYP	MAX	UNIT
f(P20)		P2.0/ACLK,	C _L = 20 pF	2.2 V/3 V			fSystem	
f(TAx)	Output frequency	TA0, TA1, TA2, $C_L = 20 \text{ pF}$ Internal clock source, SMCLK signal applied (see Note 1)		2.2 V/3 V	dc		fSystem	MHz
	^t (Xdc) Duty cycle of O/P frequency		fSMCLK = fLFXT1 = fXT1		40%		60%	
		P1.4/SMCLK, C _L = 20 pF	fSMCLK = fLFXT1 = fLF	2.2 V/3 V	35%		65%	
			fSMCLK = fLFXT1/n	2.2 770 7	50%– 15 ns	50%	50%+ 15 ns	
^t (Xdc)			fSMCLK = fDCOCLK	2.2 V/3 V	50%– 15 ns	50%	50%+ 15 ns	
		D0 0/4 01 //	$f_{P20} = f_{LFXT1} = f_{XT1}$		40%		60%	
		P2.0/ACLK, C _L = 20 pF	f _{P20} = f _{LFXT1} = f _{LF}	2.2 V/3 V	30%		70%	1
			$f_{P20} = f_{LFXT1/n}$			50%		
t(TAdc)		TA0, TA1, TA2,	$C_L = 20 \text{ pF}$, duty cycle = 50%	2.2 V/3 V		0	±50	ns

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.

Comparator_A (see Note 1)


	PARAMETER	TEST CONDITIONS	;	MIN	TYP	MAX	UNIT
le>		CAON=1, CARSEL=0, CAREF=0	V _{CC} = 2.2 V		25	40	^
I(DD)		CAON=1, CARSEL=0, CAREF=0	VCC = 3 V		45	60	μΑ
l(Refladder/		CAON=1, CARSEL=0,	V _{CC} = 2.2 V		30	50	^
RefDiode)		CAREF=1/2/3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V _{CC} = 3 V		45	71	μΑ
V _(IC)	Common-mode input voltage	CAON =1	V _{CC} = 2.2 V/3 V	0		V _{CC} -1	V
V(Ref025)	Voltage @ 0.25 V _{CC} node	PCA0=1, CARSEL=1, CAREF=1, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V _{CC} = 2.2 V/3 V	0.23	0.24	0.25	
V(Ref050)	Voltage @ 0.5V _{CC} node	PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2	V _{CC} = 2.2 V/3 V	0.47	0.48	0.5	
.,	0 5 0 15 7	PCA0=1, CARSEL=1, CAREF=3,	V _{CC} = 2.2 V	390	480	80 540	.,
V(RefVT)	See Figure 6 and Figure 7	No load at P2.3/CA0/TA1 and P2.4/CA1/TA2, TA = 85°C	VCC = 3 V	400	490	550	mV
V _(offset)	Offset voltage	See Note 2	V _{CC} = 2.2 V/3 V	-30		30	mV
V _{hys}	Input hysteresis	CAON=1	$V_{CC} = 2.2 \text{ V/3 V}$	0	0.7	1.4	mV
		T _A = 25°C, Overdrive 10 mV, without	V _{CC} = 2.2 V	160	210	300	
		filter: CAF=0	VCC = 3 V	90	150	240	ns
^t (response Li	H)	T _A = 25°C, Overdrive 10 mV, with	V _{CC} = 2.2 V	1.4	1.9	3.4	
		filter: CAF=1	V _{CC} = 3 V	0.9	1.5	2.6	μs
		T _A = 25°C, Overdrive 10 mV, without	V _{CC} = 2.2 V	130	210	300	
		filter: CAF=0	V _{CC} = 3 V	80	150	240	ns
^t (response H	L)	T _A = 25°C, Overdrive 10 mV, with	V _{CC} = 2.2 V	1.4	1.9	3.4	
		filter: CAF=1	VCC = 3 V	0.9	1.5	2.6	μs

NOTES: 1. The leakage current for the Comparator_A terminals is identical to I_{lkg(Px.x)} specification.

^{2.} The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)



650 V_{CC} = 2.2 V V(REFVT) - Reference Volts -mV 600 **Typical** 550 500 450 400 75 -45 -25 15 35 55 95 T_A – Free-Air Temperature – $^{\circ}C$

Figure 6. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 3 V$

Figure 7. $V_{(RefVT)}$ vs Temperature, $V_{CC} = 2.2 \text{ V}$




Figure 8. Block Diagram of Comparator_A Module




Figure 9. Overdrive Definition



electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PUC/POR

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
t(POR_Delay)					150	250	μs
	1	$T_A = -40^{\circ}C$		1.4		1.8	V
V _{POR} POR	POR	T _A = 25°C	V _{CC} = 2.2 V/3 V	1.1		1.5	V
		T _A = 85°C		0.8		1.2	V
V _(min)				0		0.4	V
t(reset)	PUC/POR	Reset is accepted internally		2			μs




Figure 10. Power-On Reset (POR) vs Supply Voltage




Figure 11. V_{POR} vs Temperature

SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

crystal oscillator,LFXT1

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
C _{XIN}		XTS=0; LF mode selected. V _{CC} = 2.2 V / 3 V	12			
	Input capacitance	XTS=1; XT1 mode selected. V _{CC} = 2.2 V / 3 V (Note 1)		2		pF
C _{XOUT}	Output conscitones	XTS=0; LF mode selected. V _{CC} = 2.2 V / 3 V	12			pF
	Output capacitance	XTS=1; XT1 mode selected. V _{CC} = 2.2 V / 3 V (Note 1)		2		pr

NOTE 1: Requires external capacitors at both terminals. Values are specified by crystal manufacturers.

RAM

	PARAMETER	MIN	NOM	MAX	UNIT
V(RAMh)	CPU halted (see Note 1)	1.6			V

NOTE 1: This parameter defines the minimum supply voltage V_{CC} when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

DCO

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
	D 0 000 0 MOD 0 000D 0 T 0500	V _{CC} = 2.2 V	0.08	0.12	0.15	N41.1-
f(DCO03)	$R_{Sel} = 0$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	VCC = 3 V	0.08	0.13	0.16	MHz
6	D . 4 DCC 2 MOD 0 DCCD 0 Tr 25°C	V _{CC} = 2.2 V	0.14	0.19	0.23	MHz
f(DCO13)	$R_{Sel} = 1$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	$V_{CC} = 3 V$	0.14	0.18	0.22	IVITZ
f(DCO23)	$R_{Sel} = 2$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25^{\circ}C$	V _{CC} = 2.2 V	0.22	0.30	0.36	MHz
1(DCO23)	Ngg = 2, DOO = 3, MOD = 3, DOON = 3, TA = 23 0	VCC = 3 V	0.22	0.28	0.34	IVII IZ
f(DOOO)	$R_{Sel} = 3$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	V _{CC} = 2.2 V	0.37	0.49	0.59	MHz
f(DCO33)	NSE = 3, DOO = 3, WOD = 0, DOON = 0, TA = 23 C	VCC = 3 V	0.37	0.47	0.56	IVII IZ
f/D CO (C)	B - 4 DCC - 2 MOD - 0 DCCB - 0 Tr - 25°C	V _{CC} = 2.2 V	0.61	0.77	0.93	MHz
f(DCO43)	$R_{Sel} = 4$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	V _{CC} = 3 V	0.61	0.75	0.9	IVITZ
4	D . F DCC 2 MOD 0 DCCD 0 T- 25°C	V _{CC} = 2.2 V	1	1.2	1.5	MHz
f(DCO53)	$R_{Sel} = 5$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	VCC = 3 V	1	1.3	1.5	IVITZ
4	D . 6 DCO 2 MOD 0 DCOD 0 T. 25°C	V _{CC} = 2.2 V	1.6	1.9	2.2	MHz
f(DCO63)	$R_{Sel} = 6$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	V _{CC} = 3 V	1.69	2	2.29	IVITZ
f.= ·	B 7 DCC - 2 MOD - 0 DCCB - 0 T 25°C	V _{CC} = 2.2 V	2.4	2.9	3.4	MHz
f(DCO73)	$R_{sel} = 7$, DCO = 3, MOD = 0, DCOR = 0, $T_A = 25$ °C	V _{CC} = 3 V	2.7	3.2	3.65	IVITZ
	D 7 DCO 7 MOD 0 DCOD 0 T 050C	V _{CC} = 2.2 V	4	4.5	4.9	N.41.1-
f(DCO77)	$R_{Sel} = 7$, DCO = 7, MOD = 0, DCOR = 0, $T_A = 25$ °C	VCC = 3 V	4.4	4.9	5.4	MHz
f(DCO47)	R _{Sel} = 4, DCO = 7, MOD = 0, DCOR = 0, T _A = 25°C	V _{CC} = 2.2 V/3 V	F _{DCO40} x1.7	F _{DCO40} x2.1	F _{DCO40} x2.5	MHz
S _(Rsel)	S _R = f _{Rsel+1} /f _{Rsel}	V _{CC} = 2.2 V/3 V	1.35	1.65	2	
S _(DCO)	S _{DCO} = f _{DCO+1} /f _{DCO}	V _{CC} = 2.2 V/3 V	1.07	1.12	1.16	ratio
	Temperature drift, R _{sel} = 4, DCO = 3, MOD = 0	V _{CC} = 2.2 V	-0.31	-0.36	-0.40	0. 100
D _t	(see Note 1)	V _{CC} = 3 V	-0.33	-0.38	-0.43	%/°C
D _V	Drift with V _{CC} variation, R _{Sel} = 4, DCO = 3, MOD = 0 (see Note 1)	V _{CC} = 2.2 V/3 V	0	5	10	%/V

NOTE 1: These parameters are not production tested.




Figure 12. DCO Characteristics



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

principle characteristics of the DCO

- Individual devices have a minimum and maximum operation frequency. The specified parameters for f_{DCOx0} to f_{DCOx7} are valid for all devices.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined in parameter S_{DCO}.
- Modulation control bits MOD0 to MOD4 select how often f_{DCO+1} is used within the period of 32 DCOCLK cycles. f_{DCO} is used for the remaining cycles. The frequency is an average = $f_{DCO} \times (2^{MOD/32})$.
- All ranges selected by Rsel(n) overlap with Rsel(N+1): Rsel0 overlaps with Rsel1, . . . Rsel6 overlaps with Rsel7.

wake-up from lower power modes (LPMx)

	PARAMETER	TEST COI	MIN	TYP	MAX	UNIT	
t(LPM0)		V _{CC} = 2.2 V/3 V			100		
t(LPM2)		V _{CC} = 2.2 V/3 V			100		ns
		f(MCLK) = 1 MHz,	V _{CC} = 2.2 V/3 V			6	
t(LPM3)	Balandara (ana Nata 4)	f(MCLK) = 2 MHz,	V _{CC} = 2.2 V/3 V			6	μs
	Delay time (see Note 1)	f(MCLK) = 3 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	
		f(MCLK) = 1 MHz,	V _{CC} = 2.2 V/3 V			6	
^t (LPM4)		f(MCLK) = 2 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	μs
		f(MCLK) = 3 MHz,	$V_{CC} = 2.2 \text{ V/3 V}$			6	

NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.

JTAG, program memory and fuse

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
,	TOK (see see see ITAO (see t /see Alete O)	V _{CC} = 2.2 V	dc		5	N.41.1-
f(TCK)	TCK frequency, JTAG/test (see Note 3)	VCC = 3 V	dc		10	MHz
VCC(FB)	Supply voltage during fuse blow condition	T _A = 25°C	2.5			V
V	Fuse blow voltage, C versions (see Notes 1 and 2)	3.5		3.9	V	
V _(FB)	Fuse blow voltage, F versions (see Notes 1 and 2)		6.0		7.0	V
I _(FB)	Supply current on TEST during fuse blow (see Note 2)			100	mA	
t(FB)	Time to blow the fuse (see Note 2)				1	ms
I(DD-PGM)	Current during program cycle (see Note 4)	V _{CC} = 2.7 V/3.6 V, MSP430F11x1A		3	5	mA
I(DD-ERASE)	Current during erase cycle (see Note 4)	V _{CC} = 2.7 V/3.6 V, MSP430F11x1A		3	5	mA
	Erase cycles	MSP430F11x1A	10 ⁴	10 ⁵		
t(retention)	Data retention T _J = 25°C	MSP430F11x1A	100			Year

NOTES: 1. The power source to blow the fuse is applied to the TEST pin.

- 2. Once the JTAG fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block is switched to bypass
- 3. f_(TCK) may be restricted to meet the timing requirements of the module selected.
- 4. Duration of the program/erase cycle is determined by f(FTG) applied to the flash timing controller. It can be calculated as follows:

t(word write) = 35 x 1/f(FTG) t(block write, byte 0) = $30 \times 1/f$ (FTG)

t(block write, byte 1 – 63) = $22 \times 1/f(FTG)$


t(block write end sequence) = $6 \times 1/f$ (FTG) t(mass erase) = $5297 \times 1/f$ (FTG)

t(segment erase) = 4819 x 1/f(FTG)



input/output schematic

Port P1, P1.0 to P1.3, input/output with Schmitt-trigger



NOTE: x = Bit/identifier, 0 to 3 for port P1

PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P1Sel.0	P1DIR.0	P1DIR.0	P1OUT.0	V _{SS}	P1IN.0	TACLK [†]	P1IE.0	P1IFG.0	P1IES.0
P1Sel.1	P1DIR.1	P1DIR.1	P1OUT.1	Out0 signal†	P1IN.1	CCI0A†	P1IE.1	P1IFG.1	P1IES.1
P1Sel.2	P1DIR.2	P1DIR.2	P1OUT.2	Out1 signal [†]	P1IN.2	CCI1A [†]	P1IE.2	P1IFG.2	P1IES.2
P1Sel.3	P1DIR.3	P1DIR.3	P1OUT.3	Out2 signal†	P1IN.3	CCI2A [†]	P1IE.3	P1IFG.3	P1IES.3


[†] Signal from or to Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions

2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).



Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features



PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnlES.x
P1Sel.4	P1DIR.4	P1DIR.4	P1OUT.4	SMCLK	P1IN.4	unused	P1IE.4	P1IFG.4	P1IES.4
P1Sel.5	P1DIR.5	P1DIR.5	P1OUT.5	Out0 signal [†]	P1IN.5	unused	P1IE.5	P1IFG.5	P1IES.5
P1Sel.6	P1DIR.6	P1DIR.6	P1OUT.6	Out1 signal†	P1IN.6	unused	P1IE.6	P1IFG.6	P1IES.6
P1Sel.7	P1DIR.7	P1DIR.7	P1OUT.7	Out2 signal [†]	P1IN.7	unused	P1IE.7	P1IFG.7	P1IES.7


[†] Signal from or to Timer_A

^{2.} Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).



NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions

Port P2, P2.0 to P2.2, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.0	P2DIR.0	P2DIR.0	P2OUT.0	ACLK	P2IN.0	unused	P2IE.0	P2IFG.0	P1IES.0
P2Sel.1	P2DIR.1	P2DIR.1	P2OUT.1	V _{SS}	P2IN.1	INCLK [†]	P2IE.1	P2IFG.1	P1IES.1
P2Sel.2	P2DIR.2	P2DIR.2	P2OUT.2	CAOUT	P2IN.2	CCI0B†	P2IE.2	P2IFG.2	P1IES.2


[†] Signal from or to Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions



^{2.} Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

Port P2, P2.3 to P2.4, input/output with Schmitt-trigger



PnSel.x	PnDIR.x	Direction control from module	PnOUT.x	Module X OUT	PnIN.x	Module X IN	PnIE.x	PnIFG.x	PnIES.x
P2Sel.3	P2DIR.3	P2DIR.3	P2OUT.3	Out1 signal†	P2IN.3	unused	P2IE.3	P2IFG.3	P1IES.3
P2Sel.4	P2DIR.4	P2DIR.4	P2OUT.4	Out2 signal†	P2IN.4	unused	P2IE.4	P2IFG.4	P1IES.4


[†] Signal from Timer_A

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions

2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).



Port P2, P2.5, input/output with Schmitt-trigger and R_{OSC} function for the Basic Clock module



NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions


2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

APPLICATION INFORMATION

Port P2, unbonded bits P2.6 and P2.7



NOTE: x = Bit/identifier, 6 to 7 for port P2 without external pins

P2Sel.x	P2DIR.x	Direction control from module	P2OUT.x	Module X OUT	P2IN.x	Module X IN	P2IE.x	P2IFG.x	P2IES.x
P2Sel.6	P2DIR.6	P2DIR.6	P2OUT.6	Vss	P2IN.6	unused	P2IE.6	P2IFG.6	P2IES.6
P2Sel.7	P2DIR.7	P2DIR.7	P2OUT.7	V _{SS}	P2IN.7	unused	P2IE.7	P2IFG.7	P2IES.7

NOTE 1: Unbonded bits 6 and 7 of port P2 can be used as software interrupt flags. The interrupt flags can only be influenced by software. They work then as a software interrupt.



SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, I_{TF} , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 13). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).




Figure 13. Fuse Check Mode Current, MSP430F11x1A

The JTAG pins are terminated internally, and therefore do not require external termination.

NOTE:

The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the *bootstrap loader* section for more information.




SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

MECHANICAL DATA

DW (R-PDSO-G**)

16 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013




SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

MECHANICAL DATA

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153




SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

MECHANICAL DATA

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194




SLAS241G - SEPTEMBER 1999 - REVISED AUGUST 2003

MECHANICAL DATA

RGE (S-PQFP-N24)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads, (QFN) package configuration.
- D. The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane.
- E. Falls within JEDEC M0-220.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265