SLLS507 - JUNE 2001

- Single Chip With Easy Interface Between UART and Two Serial-Port Connectors of IBM™ PC/AT™ and Compatibles
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU Recommendation V.28
- Supports Data Rates up to 120 kbit/s
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Shrink Small-Outline (DL) Packages


description

The SN752232 consists of dual ports, each containing three drivers and five receivers, which reduce board space and allow easy interconnection of the UART and two serial-port connectors of an IBM™ PC/AT™ and compatibles. The bipolar circuits and processing of this "dual GD75232" provide, a rugged, low-cost solution for this function.

The SN752232 complies with the requirements of the TIA/EIA-232-F and ITU V.28 standards. These standards are for data interchange between a host computer and a peripheral at signaling rates up to 20 kbit/s. The device supports data rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be expected unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates up to 120 kbit/s, use of TIA/EIA-423-B (ITU V.10) and TIA/EIA-422-B (ITU V.11) standards is recommended.

The SN752232 is characterized for operation over the temperature range of 0°C to 70°C.

DGG OR DL PACKAGE (TOP VIEW)



AVAILABLE OPTIONS

	PACKAGED DEVICES					
TA	PLASTIC SHRINK SMALL OUTLINE (DL)	PLASTIC THIN SHRINK SMALL OUTLINE (DGG)				
0°C to 70°C	SN752232DL	SN752232DGG				

The DL package also is available taped and reeled. Add the suffix R to the device type (e.g., SN752232DLR). The DGG package is only available taped and reeled.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BM and PC/AT are trademarks of International Business Machines Corporation.




logic diagram (positive logic)



NOTE A: Numbers in parentheses are for B section.


schematic (each driver)



NOTE A: Resistor values shown are nominal.



schematic (each receiver)



NOTE A: Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V _{CC}	10 V
V _{DD}	
V _{SS}	–15 V
Input voltage range, V _I : Driver	–15 V to 7 V
Receiver	30 V to 30 V
Driver output voltage range, V _O	–15 V to 15 V
Receiver low-level output current, I _{OL}	20 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	
DL package	63°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



NOTES: 1. All voltages are with respect to network GND.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

SN752232 DUAL RS-232 PORT

SLLS507 - JUNE 2001

recommended operating conditions

			MIN	NOM	MAX	UNIT
V _{DD} Supply voltage			7.5	9	15	V
Vss	Supply voltage		-7.5	– 9	-15	V
VCC	Supply voltage		4.5	5	5.5	V
V _{IH} High-level input voltage (driver only)			1.9			V
V _{IL} Low-level input voltage (driver only)					0.8	V
la	High-level output current	Driver			-6	mA
ЮН	nigh-level output current	Receiver			-0.5	IIIA
la.	Low lovel output ourrent	Driver			6	mΑ
lOL	Low-level output current Receiver				16	IIIA
TA	Operating free-air temperature		0		70	°C

supply currents over recommended operating free-air temperature range

	PARAMETER		TEST CONDITIONS				MAX	UNIT
				$V_{DD} = 9 V$,	$V_{SS} = -9 V$		30	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$		38	
I _{DD} Supply current from V _{DD}			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$		50	mA	
			$V_{DD} = 9 V$,	$V_{SS} = -9 V$		9	IIIA	
		All inputs at 0.8 V,	No load	$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$		11	1
				$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$		18	
		All inputs at 1.9 V,	No load No load	$V_{DD} = 9 V$,	$V_{SS} = -9 V$		-30	
				$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$		-38	
	Supply ourrant from Va -			$V_{DD} = 15 V$,	$V_{SS} = -15 \text{ V}$		-50	mA
Iss	Supply current from V _{SS}			$V_{DD} = 9 V$,	$V_{SS} = -9 V$		-6.4	IIIA
		All inputs at 0.8 V,		$V_{DD} = 12 V$,	$V_{SS} = -12 \text{ V}$		-6.4	
				$V_{DD} = 15 V$,			-6.4	
ICC	Supply current from V _{CC}	V _{CC} = 5 V,	All inputs at 5 V,	No load			60	mA

DRIVER SECTION

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
Vон	High-level output voltage	V _{IL} = 0.8 V,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
V _{OL}	Low-level output voltage (see Note 3)	V _{IH} = 1.9 V,	$R_L = 3 \text{ k}\Omega$	See Figure 1		-7.5	-6	V
lн	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
Ι _Ι L	Low-level input current	$V_{I} = 0,$	See Figure 2				-1.6	mA
IOS(H)	High-level short-circuit output current (see Note 4)	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-12	-19.5	mA
IOS(L)	Low-level short-circuit output current	V _{IH} = 2 V,	$V_{O} = 0$,	See Figure 1	4.5	12	19.5	mA
rO	Output resistance (see Note 5)	$V_{CC} = V_{DD} = V$	'SS = 0,	$V_0 = -2 \text{ V to } 2 \text{ V}$	300			Ω

- NOTES: 3. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if -10 V is maximum, the typical value is a more negative voltage).
 - 4. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 5. Test conditions are those specified by TIA/EIA-232-F and as listed above.



SLLS507 - JUNE 2001

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C (see Figure 3)

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF			315	500	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF			75	175	ns
	Transition time law to high level output	Pr = 2 kO to 7 kO	C _L = 15 pF			60	100	ns
^t TLH	Transition time, low- to high-level output		C _L = 2500 pF,	See Note 6		1.7	2.5	μs
	Transition time high to law level output	nsition time, high- to low-level output $R_1 = 3 \text{ k}\Omega$ to $7 \text{ k}\Omega$	C _L = 15 pF			40	75	ns
tTHL	Transition time, high- to low-level output	KL = 3 K22 to 7 K22	$C_L = 2500 \text{ pF},$	See Note 6		1.5	2.5	μs

NOTE 6: Measured between ± 3 -V and ± 3 -V points of the output waveform (TIA/EIA-232-F conditions), all unused inputs are tied either high or low.

RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		TYP [†]	MAX	UNIT
\/	Positive-going input threshold voltage	T _A = 25°C	See Figure 5	1.75	1.9	2.3	V
VIT+		$T_A = 0$ °C to 70 °C	See Figure 5	1.55		2.3	٧
V _{IT} _	Negative-going input threshold voltage			0.75	0.97	1.25	V
V _{hys}	Input hysteresis voltage (V _{IT+} – V _{IT-})			0.5			V
Va	High-level output voltage	$I_{OH} = -0.5 \text{ mA}$	V _{IH} = 0.75 V	2.6	4	5	5 V
VOH			Inputs open	2.6			
VOL	Low-level input voltage	$I_{OL} = 10 \text{ mA},$	V _I = 3 V		0.2	0.45	V
	High-level input current	V _I = 25 V,	See Figure 5	3.6		8.8	mA
l IH	r ligh-lever input current	V _I = 3 V,	See Figure 5	0.43			ША
l	Low-level output current	$V_{I} = -25 V$,	See Figure 5	-3.6		-8.8	mA
l ¹IL		$V_{I} = -3 V$,	See Figure 5	-0.43		·	1117
los	Short-circuit output current	See Figure 4			-3.4	-12	mA

[†] All typical values are at $T_A = 25^{\circ}C$, $V_{CC} = 5 \text{ V}$, $V_{DD} = 9 \text{ V}$, and $V_{SS} = -9 \text{ V}$.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C (see Figure 6)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT					
^t PLH	Propagation delay time, low- to high-level output	C _L = 50 pF,			107	250	ns					
t _{PHL}	Propagation delay time, high- to low-level output		C _L = 50 pF,	C _L = 50 pF,	C _L = 50 pF,	D. 510		42	150	ns		
tTLH	Transition time, low- to high-level output					C _L = 50 μr,	CL = 50 pr,	CL = 30 pr,	CL = 50 pr,	CL = 30 pr,	$R_L = 5 k\Omega$	
^t THL	Transition time, high- to low-level output				16	60	ns					
tPLH	Propagation delay time, low- to high-level output	C _L = 15 pF,	C _L = 15 pF,			100	160	ns				
tPHL	Propagation delay time, high- to low-level output			C: 15 pc	C 15 pE	R _I = 1.5 kΩ		60	100	ns		
tTLH	Transition time, low- to high-level output			KL = 1.5 K22		90	175	ns				
^t THL	Transition time, high- to low-level output				15	50	ns					



PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH}, V_{OL}, I_{OS(H)}, and I_{OS(L)}





Figure 2. Driver Test Circuit for I_{IH} and I_{IL}



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_Γ = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 4. Receiver Test Circuit for IOS





Figure 5. Receiver Test Circuit for V_{IT} , V_{OH} , and V_{OL}



NOTES: A. C_I includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $t_W = 25 \,\mu s$, PRR = 20 kHz, $Z_Q = 50 \,\Omega$, $t_T = t_f < 50 \,n s$.

Figure 6. Receiver Propagation and Transition Times



TYPICAL CHARACTERISTICS

DRIVER SECTION





Figure 7

SHORT-CIRCUIT OUTPUT CURRENT vs



OUTPUT CURRENT OUTPUT VOLTAGE




Figure 8

SLEW RATE vs LOAD CAPACITANCE





Figure 10



TYPICAL CHARACTERISTICS


INPUT THRESHOLD VOLTAGE FREE-AIR TEMPERATURE 2.4 2.2 ۷_{IT +} V_{IT} - Input Threshold Voltage - V 2 1.8 1.6 1.4 1.2 1 V_{IT}_ 0.8 0.6 0.4 10 20 30 40 50 60 70 T_A – Free-Air Temperature – °C


Figure 11



NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, does not cause a change of the output level.

Figure 13







APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the SN752232 in the fault condition in which the device outputs are shorted to ± 15 V, and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).





Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F



NOTE A: Numbers in parentheses are for B section.

Figure 16. Typical Connection Per Port



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265