

捷多邦,专业PCB打样工厂,24小时**SN65**是BC176A-EP DIFFERENTIAL BUS TRANSCEIVER

SGLS151 - DECEMBER 2002

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product Change Notification
- Qualification Pedigree[†]
- High-Speed Low-Power LinBiCMOS™
 Circuitry Designed for Signaling Rates[‡] Up
 to 30 Mbps
- Bus-Pin ESD Protection Exceeds 12-kV
 HBM
- Compatible With ANSI Standard TIA/EIA-485-A and ISO 8482:1987(E)
- Low Skew
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Disabled Supply Current
 Requirements . . . 700 μA Maximum
- Common Mode Voltage Range of –7 V to 12 V
- Thermal-Shutdown Protection
- Driver Positive and Negative Current Limiting
- Open-Circuit Fail-Safe Receiver Design
- Receiver Input Sensitivity . . . ±200 mV Max
- Receiver Input Hysteresis . . . 50 mV Typ
- Glitch-Free Power-Up and Power-Down Protection



logic diagram (positive logic)



Function Tables

DRIVER

INPUT	ENABLE	OUTPUTS
D	DE	A B
Н	Н	H L
L	Н	L H
X	L	Z Z
Open	Н	H L

RECEIVER

DIFFERENTIAL INPUTS VA-VB	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
−0.2 V < V _{ID} < 0.2 V	L	?
V _{ID} ≤ -0.2 V	L	L
X	Н	Z
Open	L	Н

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

‡ Signaling rate by TIA/EIA-485-A definition restrict transition times to 30% of the bit length, and much higher signaling rates may be achieved without this requirement as displayed in the *TYPICAL CHARACTERISTICS* of this device.





Tomponent qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

SGLS151 - DECEMBER 2002

description


The SN65LBC176A-EP differential bus transceiver is a monolithic, integrated circuits designed for bidirectional data communication on multipoint bus-transmission lines. The SN65LBC176A-EP is designed for balanced transmission lines and is compatible with ANSI standard TIA/EIA-485-A and ISO 8482. The SN65LBC176A-EP offers improved switching performance over its predecessors without sacrificing significantly more power.

The SN65LBC176A-EP combines a 3-state, differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can externally connect together to function as a direction control. The driver differential outputs and the receiver differential inputs connect internally to form a differential input/output (I/O) bus port that is designed to offer minimum loading to the bus whenever the driver is disabled or $V_{\rm CC}=0$. This port features wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications. Low device supply current can be achieved by disabling the driver and the receiver.

AVAILABLE OPTIONS

	PACKAGE
TA	SMALL OUTLINE (D)
-40°C to 125°C	SN65LBC176AQDREP

schematics of inputs and outputs





SGLS151 - DECEMBER 2002

absolute maximum ratings†

Complements of American		0.01/4-01/
Supply voltage, v _{CC} (see Note 1)		
Voltage range at any bus terminal (A or B)		
Input voltage, V _I (D, DE, R, or RE)		0.3 V to V _{CC} + 0.5 V
Electrostatic discharge: Bus terminals and	GND, Class 3, A: (see	Note 2) 12 kV
Bus terminals and	GND, Class 3, B: (see	Note 2) 400 V
All terminals, Class	s 3, A:	4 kV
All terminals, Class	s 3, B:	400 V
Continuous total power dissipation (see No	ote 3)	See Dissipation Rating Table
Storage temperature range, T _{stg}		
Lead temperature 1,6 mm (1/16 inch) from	case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltage, are with respect to network ground terminal.

- 2. The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
- 3. Tested in accordance with MIL-STD-883C, Method 3015.7

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW	145 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when the board is mounted and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		4.75	5	5.25	V	
Voltage at any bus terminal (separately or common mode), V _I or V _{IC}				12	V	
		-7				
High-level input voltage, V _{IH} (output recessive)	D, DE, and RE	2		VCC	V	
Low-level input voltage, V _{IL} (output dominant)	D, DE, and RE	0		0.8	V	
Differential input voltage, V _{ID} (see Note 4)		-12§		12	12 V	
	Driver	-60				
High-level output current, IOH	Receiver	-8			mA	
	Driver			60		
ow-level output current, IOL	Receiver			8	mA	
Operating free-air temperature, TA	SN65LBC176A-EP	-40		125	°C	

[§] The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this data sheet. NOTE 4: Differential input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



SGLS151 – DECEMBER 2002

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VIK	Input clamp voltage	$I_{I} = -18 \text{ mA}$		-1.5	-0.8		V
		IO = 0		1.5	4	6	V
V _{OD}	Differential output voltage	$R_L = 54 \Omega$,	See Figure 1	0.9	1.5	6	V
		$V_{test} = -7 \text{ V to}$	12 V, See Figure 2	0.9	1.5	6	V
Δ V _{OD}	Change in magnitude of differential output voltage	See Figures 1 a	and 2	-0.2		0.2	V
V _{OC} (SS)	Steady-state common-mode output voltage	See Figure 1		1.8	2.4	3	٧
Δ VOC(SS)	Change in steady-state common-mode output voltage [†]	See Figure 1		-0.2		0.2	٧
loz	High-impedance output current	See receiver input currents					
lін	High-level enable input current	V _I = 2 V		-100			μА
I _{IL}	Low-level enable input current	V _I = 0.8 V		-100			μА
los	Short-circuit output current	$-7 \text{ V} \le \text{V}_{\text{O}} \le 12 \text{ V}$		-250	±70	250	mA
		., .,	Receiver disabled and driver enabled		5	9	
ICC	Supply current	$V_I = 0$ or V_{CC} ,	Receiver disabled and driver disabled		0.4	0.7	mA
			Receiver enabled and driver enabled		8.5	15	

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.

driver switching characteristics over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST	SN65			
	PARAMETER	CONDITIONS	MIN	TYP [†]	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output		2		12	ns
tPHL	Propagation delay time, high-to-low-level output		2		12	ns
t _{sk(p)}	Pulse skew (tpLH - tpHL)	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 3			2	ns
t _r	Differential output signal rise time	occ riguic 3	1.2		11	ns
tf	Differential output signal fall time		1.2		11	ns
^t PZH	Propagation delay time, high-impedance-to-high-level output	R_L = 110 Ω, See Figure 4			22	ns
tPZL	Propagation delay time, high-impedance-to-low-level output	$R_L = 110 \Omega$, See Figure 5			25	ns
t _{PHZ}	Propagation delay time, high-level-to-high-impedance output	R_L = 110 Ω, See Figure 4			22	ns
t _{PLZ}	Propagation delay time, low-level-to-high-impedance output	R_L = 110 Ω, See Figure 5			22	ns

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.



SGLS151 - DECEMBER 2002

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDIT	TIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$					0.2	V
V _{IT} –	Negative-going input threshold voltage	I _O = 8 mA			-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	Ŭ	.0 •			50		mV
٧ıK	Enable-input clamp voltage	I _I = -18 mA			-1.5	-0.8		V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA},$	See Figure 6	4	4.9		V
VOL	Low-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OL} = 8 \text{ mA},$	See Figure 6		0.1	8.0	V
loz	High-impedance-state output current	$V_O = 0$ to V_{CC}			-10		10	μΑ
		V _{IH} = 12 V,	V _{CC} = 5 V			0.4	1	
١.	Bus land summed	V _{IH} = 12 V,	VCC = 0	Other tennel of O.V.		0.5	1	4
1	Bus input current	$V_{IH} = -7 V$,	V _{CC} = 5 V	Other input at 0 V	-0.8	-0.4		mA
		$V_{IH} = -7 V$,	VCC = 0		-0.8	-0.3		
lн	High-level enable-input current	V _{IH} = 2 V			-100			μΑ
Iμ	Low-level enable-input current	V _{IL} = 0.8 V			-100			μΑ
	Supply current	.,,	Receiver enabl	ed and driver disabled		4	7	
ICC		$V_I = 0$ or V_{CC} , No load	Receiver disab	led and driver disabled		0.4	0.7	mA
		140 1000	Receiver enabl	ed and driver enabled		8.5	15	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
tPLH	Propagation delay time, output↑		7		30	ns
t _{PHL}	Propagation delay time, output↓	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V}, \text{ See Figure 7}$	7		30	ns
t _{sk(p)}	Pulse skew (tPHL - tPLH)	,			6	ns
t _r	Rise time, output	See Figure 7			5	ns
t _f	Fall time, output	See Figure 7			5	ns
^t PZH	Output enable time to high level				50	ns
tPZL	Output enable time to low level	C _L = 10 pF, See Figure 8			50	ns
t _{PHZ}	Output disable time from high level				60	ns
t _{PLZ}	Output disable time from low level				40	ns

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



PARAMETER MEASUREMENT INFORMATION






Figure 2. Driver V_{OD3}



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$
 - B. C_L includes probe and jig capacitance.

Figure 5. Driver Test Circuit and Voltage Waveforms





Figure 6. Receiver VOH and VOL




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f
 - B. C_L includes probe and jig capacitance.

Figure 7. Receiver Test Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\Gamma} \leq$ 7 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 8 ns, $t_{\Gamma} \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 8. Receiver Test Circuit and Voltage Waveforms








Figure 9. Typical Waveform of Non-Return-To-Zero (NRZ), Pseudorandom Binary Sequence (PRBS) Data at 100 Mbps Through 15m, of CAT 5 Unshielded Twisted Pair (UTP) Cable

TIA/EIA-485-A defines a maximum signaling rate as that in which the transition time of the voltage transition of a logic-state change remains less than or equal to 30% of the bit length. Transition times of greater length perform quite well, even though they do not meet the standard by definition.




Figure 10




Figure 12




Figure 11

LOW-LEVEL OUTPUT VOLTAGE vs LOW-LEVEL OUTPUT CURRENT





Figure 13

DRIVER HIGH-LEVEL OUTPUT VOLTAGE HIGH-LEVEL OUTPUT CURRENT 5 4.5 VOH - High-Level Output Voltage - V $V_{CC} = 5.25 \text{ V}$ 3.5 3 2.5 $V_{CC} = 5 V$ 2 $V_{CC} = 4.75 V$ 1.5 0.5 0 L -20 -30 -40 -50 -60 IOH - High-Level Output Current - (mA)

Figure 14



DRIVER DIFFERENTIAL OUTPUT VOLTAGE
vs
AVERAGE CASE TEMPERATURE




Figure 15

DRIVER PROPAGATION DELAY TIME




Figure 17



DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE




Figure 18


SGLS151 - DECEMBER 2002

MECHANICAL INFORMATION

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012



SGLS151 - DECEMBER 2002

MECHANICAL INFORMATION

P (R-PDIP-T8) PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001


For the latest package information, go to $http://www.ti.com/sc/docs/package/pkg_info.htm$



D (R-PDSO-G**)

8 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265