

**FAIRCHILD**  
SEMICONDUCTOR™

October 1988  
Revised April 2000

## DM74LS181 4-Bit Arithmetic Logic Unit

### General Description

The DM74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.



### Features

- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

### Ordering Code:


Order Number	Package Number	Package Description
DM74LS181N	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide

### Logic Symbols



V<sub>CC</sub> = Pin 24  
GND = Pin 12

### Connection Diagram



### Pin Descriptions

Pin Names	Description
$\bar{A}0$ – $\bar{A}3$	Operand Inputs (Active LOW)
$\bar{B}0$ – $\bar{B}3$	Operand Inputs (Active LOW)
S0–S3	Function Select Inputs
M	Mode Control Input
C <sub>n</sub>	Carry Input
$\bar{F}0$ – $\bar{F}3$	Function Outputs (Active LOW)
A = B	Comparator Output
$\bar{G}$	Carry Generate Output (Active LOW)
$\bar{P}$	Carry Propagate Output (Active LOW)
C <sub>n+4</sub>	Carry Output

DM74LS181 4-Bit Arithmetic Logic Unit



## Functional Description

The DM74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\bar{P}$  (Carry Propagate) and  $\bar{G}$  (Carry Generate). In the ADD mode,  $\bar{P}$  indicates that  $\bar{F}$  is 15 or more, while  $\bar{G}$  indicates that  $\bar{F}$  is 16 or more. In the SUBTRACT mode,  $\bar{P}$  indicates that  $\bar{F}$  is zero or less, while  $\bar{G}$  indicates that  $\bar{F}$  is less than zero.  $\bar{P}$  and  $\bar{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output ( $C_{n+4}$ ) signal to the Carry input ( $C_n$ ) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four

DM74LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\bar{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHH generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.


## Function Table

Mode Select Inputs				Active LOW Operands & $F_n$ Outputs		Active HIGH Operands & $F_n$ Outputs	
S3	S2	S1	S0	Logic (M = H)	Arithmetic (Note 2) (M = L) ( $C_n = L$ )	Logic (M = H)	Arithmetic (Note 2) (M = L) ( $C_n = H$ )
L	L	L	L	$\bar{A}$	A minus 1	$\bar{A}$	A
L	L	L	H	$\bar{A}\bar{B}$	AB minus 1	$\bar{A} + \bar{B}$	A + B
L	L	H	L	$\bar{A} + \bar{B}$	$\bar{A}\bar{B}$ minus 1	$\bar{A} B$	A + $\bar{B}$
L	L	H	H	Logic 1	minus 1	Logic 0	minus 1
L	H	L	L	$\bar{A} + \bar{B}$	A plus (A + $\bar{B}$ )	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$
L	H	L	H	$\bar{B}$	AB plus (A + $\bar{B}$ )	$\bar{B}$	(A + B) plus $\bar{A}\bar{B}$
L	H	H	L	$\bar{A} \oplus \bar{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1
L	H	H	H	$A + \bar{B}$	A + $\bar{B}$	$\bar{A}\bar{B}$	AB minus 1
H	L	L	L	$\bar{A} B$	A plus (A + B)	$\bar{A} + B$	A plus AB
H	L	L	H	$A \oplus B$	A plus B	$\bar{A} \oplus \bar{B}$	A plus B
H	L	H	L	B	$\bar{A}\bar{B}$ plus (A + B)	B	(A + $\bar{B}$ ) plus AB
H	L	H	H	A + B	A + B	AB	AB minus 1
H	H	L	L	Logic 0	A plus A (Note 1)	Logic 1	A plus A (Note 1)
H	H	L	H	$\bar{A}\bar{B}$	AB plus A	$A + \bar{B}$	(A + B) plus A
H	H	H	L	AB	$\bar{A}\bar{B}$ minus A	A + B	(A + $\bar{B}$ ) plus A
H	H	H	H	A	A	A	A minus 1

**Note 1:** Each bit is shifted to the next most significant position.

**Note 2:** Arithmetic operations expressed in 2s complement notation.

# Logic Diagram



DM74LS181

**Absolute Maximum Ratings**(Note 3)

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

**Note 3:** The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

**Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
$V_{CC}$	Supply Voltage	4.75	5	5.25	V
$V_{IH}$	HIGH Level Input Voltage	2			V
$V_{IL}$	LOW Level Input Voltage			0.8	V
$I_{OH}$	HIGH Level Output Current			-0.4	mA
$I_{OL}$	LOW Level Output Current			8	mA
$T_A$	Free Air Operating Temperature	0		70	°C

**Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 4)	Max	Units
$V_I$	Input Clamp Voltage	$V_{CC} = \text{Min}, I_I = -18 \text{ mA}$			-1.5	V
$V_{OH}$	HIGH Level Output Voltage	$V_{CC} = \text{Min}, I_{OH} = \text{Max}, V_{IL} = \text{Max}$	2.7			V
$V_{OL}$	LOW Level Output Voltage	$V_{CC} = \text{Min}, I_{OL} = \text{Max}, V_{IH} = \text{Min}$		0.35	0.5	V
		$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		0.25	0.4	
$I_I$	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}, V_I = 7V$			0.1 0.3 0.4 0.5	mA
		M input $\overline{A}_n, \overline{B}_n$ $S_n$ $C_n$				
$I_{IH}$	HIGH Level Input Current	$V_{CC} = \text{Max}, V_I = 2.7V$			20 60 80 100	$\mu\text{A}$
		M input $\overline{A}_n, \overline{B}_n$ $S_n$ $C_n$				
$I_{IL}$	LOW Level Input Current	$V_{CC} = \text{Max}, V_I = 0.4V$			-0.4 -1.2 -1.6 -2.0	mA
		M input $\overline{A}_n, \overline{B}_n$ $S_n$ $C_n$				
$I_{OS}$	Short Circuit Output Current	$V_{CC} = \text{Max}$ (Note 5)	-20		-100	mA
$I_{CC}$	Supply Current	$V_{CC} = \text{Max}, \overline{B}_n, C_n = \text{GND}$ $S_n, M, \overline{A}_n = 4.5V$			37	mA

**Note 4:** All typicals are at  $V_{CC} = 5V, T_A = 25^\circ\text{C}$ .

**Note 5:** Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics						
V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C						
Symbol	Parameter	Conditions	C <sub>L</sub> = 15 pF		Units	
			Min	Max		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay C <sub>n</sub> to C <sub>n+4</sub>	M = GND		27 20	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay C <sub>n</sub> to $\overline{F}$	M = GND		26 20	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{G}$ (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>1</sub> , S <sub>3</sub> = 4.5V		29 23	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{G}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		32 26	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{P}$ (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>0</sub> , S <sub>3</sub> = 4.5V		30 30	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{P}$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		30 33	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>0</sub> , S <sub>3</sub> = 4.5V		32 25	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		32 33	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to $\overline{F}$ (Logic)	M = 4.5V		33 29	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to C <sub>n+4</sub> (Sum)	M, S <sub>1</sub> , S <sub>2</sub> = GND; S <sub>0</sub> , S <sub>3</sub> = 4.5V		38 38	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to C <sub>n+4</sub> (Diff)	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V		41 41	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay $\overline{A}$ or $\overline{B}$ to A = B	M, S <sub>0</sub> , S <sub>3</sub> = GND; S <sub>1</sub> , S <sub>2</sub> = 4.5V; R <sub>L</sub> = 2 kΩ to 5.0V		50 62	ns	

Sum Mode Test Table 1      Function Inputs						
S <sub>0</sub> = S <sub>3</sub> = 4.5V, S <sub>1</sub> = S <sub>2</sub> = M = 0V						
Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}_i$	$\overline{B}_i$	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	$\overline{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}_i$	$\overline{A}_i$	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	$\overline{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}$	$\overline{B}$	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	$\overline{P}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}$	$\overline{A}$	None	None	Remaining $\overline{A}$ and $\overline{B}$ , C <sub>n</sub>	$\overline{P}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}$	None	$\overline{B}$	Remaining $\overline{B}$	Remaining $\overline{A}$ , C <sub>n</sub>	$\overline{G}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}$	None	$\overline{A}$	Remaining $\overline{B}$	Remaining $\overline{A}$ , C <sub>n</sub>	$\overline{G}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{A}$	None	$\overline{B}$	Remaining $\overline{B}$	Remaining $\overline{A}$ , C <sub>n</sub>	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	$\overline{B}$	None	$\overline{A}$	Remaining $\overline{B}$	Remaining $\overline{A}$ , C <sub>n</sub>	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	All $\overline{A}$	All $\overline{B}$	Any $\overline{F}$ or C <sub>n+4</sub>

**Diff Mode Test Table 2      Function Inputs**

S1 = S2 = 4.5V, S0 = S3 = 0V


Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$\bar{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	B	$\bar{A}$	None	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	$\bar{F}_i$
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	None	$\bar{B}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t <sub>PLH</sub> t <sub>PHL</sub>	B	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{P}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{G}$
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	$\bar{A}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	$\bar{G}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	None	$\bar{B}$	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	A = B
t <sub>PLH</sub> t <sub>PHL</sub>	B	$\bar{A}$	None	Remaining $\bar{A}$	Remaining $\bar{B}, C_n$	A = B
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	$\bar{A}$	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	All $\bar{A}$ and $\bar{B}$	None	C <sub>n+4</sub>

**Logic Mode Test Table 3      Function Inputs**

S1 = S2 = M = 4.5V, S0 = S3 = 0V

Symbol	Input Under Test	Other Input Same Bit		Other Data Inputs		Output Under Test
		Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{A}$	$\bar{B}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any $\bar{F}$
t <sub>PLH</sub> t <sub>PHL</sub>	$\bar{B}$	$\bar{A}$	None	None	Remaining $\bar{A}$ and $\bar{B}, C_n$	Any $\bar{F}$

**Physical Dimensions** inches (millimeters) unless otherwise noted



N24A (REV E)

**24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide  
Package Number N24A**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)