

SEMICONDUCTORTM

October 1988 Revised April 2000

# DM74LS181 4-Bit Arithmetic Logic Unit

### **General Description**

The DM74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations.


#### **Features**


- Provides 16 arithmetic operations: add, subtract, compare, double, plus twelve other arithmetic operations
- Provides all 16 logic operations of two variables: exclusive-OR, compare, AND, NAND, OR, NOR, plus ten other logic operations
- Full lookahead for high speed arithmetic operation on long words

# **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS181N	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide

# **Logic Symbols**





# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
Ā0− <u>Ā</u> 3	Operand Inputs (Active LOW)
B0-B3	Operand Inputs (Active LOW)
S0-S3	Function Select Inputs
M	Mode Control Input
C <sub>n</sub>	Carry Input
F0-F3	Function Outputs (Active LOW)
A = B	Comparator Output
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
C <sub>n+4</sub>	Carry Output



GND = Pin 12

# **Functional Description**

The DM74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the C<sub>n+4</sub> output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the ADD mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that  $\overline{F}$  is 16 or more. In the SUBTRACT mode,  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is less than zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of four

DM74LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A = B output is open-collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can also be used with the  $C_{n+4}$  signal to indicate A > B and A < B.


The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.

### **Function Table**

Mode Select				Acti	ve LOW Operands	Active HIGH Operands		
	Inputs				& F <sub>n</sub> Outputs		& F <sub>n</sub> Outputs	
				Logic	Arithmetic (Note 2)	Logic	Arithmetic (Note 2)	
S3	S2	S1	S0	(M = H)	(M = L) ( $C_n = L$ )	(M = H)	$(\mathbf{M}=\mathbf{L})\;(\mathbf{C_n}=\mathbf{H})$	
L	L	L	L	Ā	A minus 1	Ā	A	
L	L	L	Н	AB	AB minus 1	$\overline{A} + \overline{B}$	A + B	
L	L	Н	L	$\overline{A} + \overline{B}$	AB minus 1	Ā B	$A + \overline{B}$	
L	L	Н	Н	Logic 1	minus 1	Logic 0	minus 1	
L	Н	L	L	$\overline{A} + \overline{B}$	A plus $(A + \overline{B})$	AB	A plus AB	
L	Н	L	Н	B	AB plus $(A + \overline{B})$	B	$(A + B)$ plus $A\overline{B}$	
L	Н	Н	L	$\overline{A} \oplus \overline{B}$	A minus B minus 1	$A \oplus B$	A minus B minus 1	
L	Н	Н	Н	$A + \overline{B}$	$A + \overline{B}$	AB	AB minus 1	
Н	L	L	L	Ā B	A plus (A + B)	$\overline{A} + B$	A plus AB	
Н	L	L	Н	$A \oplus B$	A plus B	$\overline{A} \oplus \overline{B}$	A plus B	
Н	L	Н	L	В	$\overline{AB}$ plus $(A + B)$	В	$(A + \overline{B})$ plus AB	
Н	L	Н	Н	A + B	A + B	AB	AB minus 1	
Н	Н	L	L	Logic 0	A plus A (Note 1)	Logic 1	A plus A (Note 1)	
Н	Н	L	Н	AB	AB plus A	$A + \overline{B}$	(A + B) plus A	
Н	Н	Н	L	AB	AB minus A	A + B	$(A + \overline{B})$ plus A	
Н	Н	Н	Н	Α	A	Α	A minus 1	

Note 1: Each bit is shifted to the next most significant position.

Note 2: Arithmetic operations expressed in 2s complement notation.



# **Absolute Maximum Ratings**(Note 3)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage	4.75	5	5.25	V
V <sub>IH</sub>	HIGH Level Input Voltage	2			V
V <sub>IL</sub>	LOW Level Input Voltage			0.8	V
I <sub>OH</sub>	HIGH Level Output Current			-0.4	mA
I <sub>OL</sub>	LOW Level Output Current			8	mA
T <sub>A</sub>	Free Air Operating Temperature	0		70	°C

# **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max,		2.7			V
	Output Voltage	V <sub>IL</sub> = Max		2.1			V
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max,			0.35	0.5	
	Output Voltage	V <sub>IH</sub> = Min			0.55	0.5	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	
I	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	M input			0.1	
	Input Voltage		$\overline{A}_n$ , $\overline{B}_n$			0.3	mA
			S <sub>n</sub>			0.4	IIIA
			C <sub>n</sub>			0.5	
I <sub>IH</sub>	HIGH Level	$V_{CC} = Max, V_I = 2.7V$	M input			20	
	Input Current		$\overline{A}_n$ , $\overline{B}_n$			60	μА
			S <sub>n</sub>			80	μΛ
			C <sub>n</sub>			100	
I <sub>IL</sub>	LOW Level	$V_{CC} = Max, V_I = 0.4V$	M input			-0.4	
	Input Current		$\overline{A}_n$ , $\overline{B}_n$			-1.2	mA
			S <sub>n</sub>			-1.6	IIIA
			C <sub>n</sub>			-2.0	
Ios	Short Circuit	V <sub>CC</sub> = Max	•	-20		-100	mA
	Output Current	(Note 5)		-20		-100	
I <sub>CC</sub>	Supply Current	$V_{CC} = Max, \overline{B}_n, C_n = GND$ $S_n, M, \overline{A}_n = 4.5V$				37	mA

Note 4: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

# Switching Characteristics $V_{CC} = 5V, T_A = 25^{\circ}C$

Symbol	Parameter	Conditions	C <sub>L</sub> =	C <sub>L</sub> = 15 pF		
Syllibol	Farameter	Conditions	Min	Max	Units	
t <sub>PLH</sub>	Propagation Delay	M = GND		27		
t <sub>PHL</sub>	C <sub>n</sub> to C <sub>n+4</sub>			20	ns	
t <sub>PLH</sub>	Propagation Delay	M = GND		26	no	
t <sub>PHL</sub>	C <sub>n</sub> to <del>F</del>			20	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_1, S_2 = GND;$		29		
t <sub>PHL</sub>	A or B to G (Sum)	$S_1$ , $S_3 = 4.5V$		23	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_0, S_3 = GND;$		32		
t <sub>PHL</sub>	A or B to G (Diff)	$S_1, S_2 = 4.5V$		26	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_1, S_2 = GND;$		30		
t <sub>PHL</sub>	A or B to P (Sum)	$S_0, S_3 = 4.5V$		30	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_0, S_3 = GND;$		30		
t <sub>PHL</sub>	A or B to P (Diff)	$S_1, S_2 = 4.5V$		33	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_1, S_2 = GND;$		32		
t <sub>PHL</sub>	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Sum)	$S_0, S_3 = 4.5V$		25	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_0, S_3 = GND;$		32		
t <sub>PHL</sub>	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$ (Diff)	$S_1$ , $S_2 = 4.5V$		33	ns	
t <sub>PLH</sub>	Propagation Delay	M = 4.5V		33		
t <sub>PHL</sub>	A or B to F (Logic)			29	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_1, S_2 = GND;$		38		
t <sub>PHL</sub>	$\overline{A}$ or $\overline{B}$ to $C_{n+4}$ (Sum)	$S_0, S_3 = 4.5V$		38	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_0, S_3 = GND;$		41		
t <sub>PHL</sub>	$\overline{A}$ or $\overline{B}$ to $C_{n+4}$ (Diff)	$S_1$ , $S_2 = 4.5V$		41	ns	
t <sub>PLH</sub>	Propagation Delay	$M, S_0, S_3 = GND;$		50		
t <sub>PHL</sub>	$\overline{A}$ or $\overline{B}$ to $A = B$	$S_1, S_2 = 4.5V;$		62	ns	
		$R_L = 2 \text{ k}\Omega \text{ to } 5.0 \text{V}$				

#### **Function Inputs Sum Mode Test Table 1**


Symbol	Input Under	Other Input Same Bit		Other Data Inputs		Output Under
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
PLH PHL	$\overline{A}_{i}$	B <sub>i</sub>	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	F <sub>i</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	B <sub>i</sub>	Ā <sub>i</sub>	None	Remaining $\overline{A}$ and $\overline{B}$	C <sub>n</sub>	Fi
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	B	None	None	Remaining  A and B, C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	B	Ā	None	None	Remaining  A and B, C <sub>n</sub>	P
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining B	Remaining $\overline{A}$ , $C_n$	G
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	Ā	Remaining B	Remaining A, C <sub>n</sub>	G
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining B	Remaining $\overline{A}$ , $C_n$	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	B	None	Ā	Remaining B	Remaining $\overline{A}$ , $C_n$	C <sub>n+4</sub>
t <sub>PLH</sub> t <sub>PHL</sub>	C <sub>n</sub>	None	None	All Ā	All B	Any F or C <sub>n+4</sub>

#### **Diff Mode Test Table 2 Function Inputs** S1 = S2 = 4.5V, S0 = S3 = M = 0VOther Input Other Data Inputs Output Input Symbol Same Bit Under Under Test Apply Apply Apply Test Apply 4.5V GND GND Remaining Remaining Ā None Fi $t_{\mathsf{PLH}}$ $\overline{B}$ , $C_n$ $t_{\mathsf{PHL}}$ В A Remaining Fi None Remaining $t_{\mathsf{PLH}}$ $\overline{B}$ , $C_n$ t<sub>PHL</sub> Ā В Remaining P None None $t_{\mathsf{PLH}}$ $\overline{A}$ and $\overline{B}$ , $C_n$ $t_{\text{PHL}}$ В Remaining None None $t_{\mathsf{PLH}}$ $\overline{A}$ and $\overline{B}$ , $C_n$ t<sub>PHL</sub> В G A None None Remaining $t_{PLH}$ $\overline{A}$ and $\overline{B}$ , $C_n$ $t_{PHL}$ В None None Remaining G t<sub>PLH</sub> $\overline{A}$ and $\overline{B}$ , $C_n$ $t_{PHL}$ A В Remaining None Remaining t<sub>PLH</sub> Ā $\overline{B}$ , $C_n$ t<sub>PHL</sub> В Remaining Remaining None A = B $t_{PLH}$ Ā $\overline{B}$ , $C_n$ t<sub>PHL</sub> В Remaining C<sub>n+4</sub> None None $t_{PLH}$ $\overline{A}$ and $\overline{B}$ , $C_n$ t<sub>PHL</sub> В Remaining C<sub>n+4</sub> t<sub>PLH</sub> $\overline{A}$ and $\overline{B}$ , $C_n$ $t_{\rm PHL}$ t<sub>PLH</sub> $C_n$ None None All None $C_{n+4}$ A and B

# **Logic Mode Test Table 3** Function Inputs

S1 = S2 = M = 4.5V, S0 = S3 = 0V

Symbol	Input Under	Other Input Same Bit		Other D	Output Under	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Test
PLH PHL	Ā	В	None	None	Remaining A and B, C <sub>n</sub>	Any F
PLH PHL	B	Ā	None	None	Remaining A and B, C <sub>n</sub>	Any F



24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600 Wide Package Number N24A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

# LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

N24A (REV E)